

LM3S2110 Microcontroller

DATA SHEET

Copyright © 2007 Luminary Micro, Inc.

DS-LM3S2110-1972

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com







LUMINARY MICRO[™]

Table of Contents

	This Document	
	This Manual	
	d Documents	
Docum	entation Conventions	
1	Architectural Overview	
1.1	Product Features	
1.2	Target Applications	
1.3	High-Level Block Diagram	
1.4	Functional Overview	
1.4.1	ARM Cortex™-M3	
1.4.2	Motor Control Peripherals	
1.4.3	Analog Peripherals	
1.4.4	Serial Communications Peripherals	
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	
1.4.7	Additional Features	
1.4.8	Hardware Details	
2	ARM Cortex-M3 Processor Core	
2.1	Block Diagram	
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.2	Embedded Trace Macrocell (ETM)	
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	ROM Table	
2.2.5	Memory Protection Unit (MPU)	
2.2.6	Nested Vectored Interrupt Controller (NVIC)	
3	Метогу Мар	39
4	Interrupts	41
5	JTAG Interface	43
5.1	Block Diagram	
5.2	Functional Description	
5.2.1	JTAG Interface Pins	
5.2.2	JTAG TAP Controller	46
5.2.3	Shift Registers	47
5.2.4	Operational Considerations	47
5.3	Initialization and Configuration	50
5.4	Register Descriptions	50
5.4.1	Instruction Register (IR)	
5.4.2	Data Registers	
6	System Control	54
6.1	Functional Description	
6.1.1	Device Identification	
6.1.2	Reset Control	54

6.1.3	Power Control	57
6.1.4	Clock Control	57
6.1.5	System Control	
6.2	Initialization and Configuration	
6.3	Register Map	
6.4	Register Descriptions	61
7	Internal Memory	110
-	•	
7.1	Block Diagram	
7.2	Functional Description	
7.2.1	SRAM Memory	110
7.2.2	Flash Memory	111
7.3	Flash Memory Initialization and Configuration	
7.3.1	Flash Programming	
	• •	
7.3.2	Nonvolatile Register Programming	
7.4	Register Map	
7.5	Flash Register Descriptions (Flash Control Offset)	114
7.6	Flash Register Descriptions (System Control Offset)	121
8	General-Purpose Input/Outputs (GPIOs)	13/
-		
8.1	Functional Description	
8.1.1	Data Control	
8.1.2	Interrupt Control	136
8.1.3	Mode Control	137
8.1.4	Commit Control	137
8.1.5	Pad Control	
8.1.6		
	Identification	
8.2	Initialization and Configuration	
8.3	Register Map	138
8.4	Register Descriptions	140
9	General-Purpose Timers	175
9.1	Block Diagram	
9.2	Functional Description	
9.2.1	GPTM Reset Conditions	
9.2.2	32-Bit Timer Operating Modes	177
9.2.3	16-Bit Timer Operating Modes	178
9.3	Initialization and Configuration	
9.3.1	32-Bit One-Shot/Periodic Timer Mode	
9.3.2	32-Bit Real-Time Clock (RTC) Mode	
9.3.3	16-Bit One-Shot/Periodic Timer Mode	
9.3.4	16-Bit Input Edge Count Mode	
9.3.5	16-Bit Input Edge Timing Mode	184
9.3.6	16-Bit PWM Mode	185
9.4	Register Map	
9.5	Register Descriptions	
10	Watchdog Timer	
10.1	Block Diagram	
10.2	Functional Description	211
10.3	Initialization and Configuration	212

10.4	Register Map	212
10.5	Register Descriptions	213
11	Universal Asynchronous Receivers/Transmitters (UARTs)	234
11.1	Block Diagram	
11.2	Functional Description	
11.2.1	Transmit/Receive Logic	
11.2.2	Baud-Rate Generation	236
11.2.3	Data Transmission	237
11.2.4	Serial IR (SIR)	237
11.2.5	FIFO Operation	238
11.2.6	Interrupts	238
11.2.7	Loopback Operation	239
11.2.8	IrDA SIR block	239
11.3	Initialization and Configuration	239
11.4	Register Map	240
11.5	Register Descriptions	241
12	Synchronous Serial Interface (SSI)	275
12.1	Block Diagram	
12.2	Functional Description	
12.2.1	Bit Rate Generation	
12.2.2	FIFO Operation	
12.2.3	Interrupts	
12.2.4	Frame Formats	
12.3	Initialization and Configuration	284
12.4	Register Map	
12.5	Register Descriptions	
13	Inter-Integrated Circuit (I ² C) Interface	312
13.1	Block Diagram	
13.2	Functional Description	
13.2.1	I ² C Bus Functional Overview	
-	Available Speed Modes	
	Interrupts	
13.2.4	Loopback Operation	
	Command Sequence Flow Charts	
13.3	Initialization and Configuration	
13.4	I ² C Register Map	
13.5	Register Descriptions (I ² C Master)	
13.6		
		338
1/1	Register Descriptions (I2C Slave)	
14 14 1	Register Descriptions (I2C Slave) Controller Area Network (CAN) Module	347
14.1	Register Descriptions (I2C Slave) Controller Area Network (CAN) Module Controller Area Network Overview	347 347
14.1 14.2	Register Descriptions (I2C Slave) Controller Area Network (CAN) Module Controller Area Network Overview Controller Area Network Features	347 347 347
14.1 14.2 14.3	Register Descriptions (I2C Slave) Controller Area Network (CAN) Module Controller Area Network Overview Controller Area Network Features Controller Area Network Block Diagram	347 347 347 348
14.1 14.2 14.3 14.4	Register Descriptions (I2C Slave)	347 347 347 348 349
14.1 14.2 14.3 14.4 14.4.1	Register Descriptions (I2C Slave)	347 347 347 348 349 349
14.1 14.2 14.3 14.4 14.4.1 14.4.2	Register Descriptions (I2C Slave) Controller Area Network (CAN) Module Controller Area Network Overview Controller Area Network Features Controller Area Network Block Diagram Controller Area Network Functional Description Initialization Operation	347 347 348 349 349 350
14.1 14.2 14.3 14.4 14.4.1	Register Descriptions (I2C Slave)	347 347 348 349 349 350 350

14.4.5	Updating a Transmit Message Object	351
14.4.6	Accepting Received Message Objects	351
	Receiving a Data Frame	
14.4.8	Receiving a Remote Frame	352
	Receive/Transmit Priority	
	Configuring a Receive Message Object	
	Handling of Received Message Objects	
	Handling of Interrupts	
	Bit Timing Configuration Error Considerations	
	Bit Time and Bit Rate	
	Calculating the Bit Timing Parameters	
14.5	Controller Area Network Register Map	
14.6	Register Descriptions	
15	Analog Comparators	
15.1	Block Diagram	
15.2	Functional Description	
15.2.1	Internal Reference Programming	
15.3	Initialization and Configuration	
15.4	Register Map	
15.5	Register Descriptions	393
16	Pulse Width Modulator (PWM)	401
16.1	Block Diagram	
16.2	Functional Description	401
16.2.1	PWM Timer	401
16.2.2	PWM Comparators	402
16.2.3	PWM Signal Generator	
16.2.4	Dead-Band Generator	
16.2.5	Interrupt Selector	
16.2.6	Synchronization Methods	
16.2.7	Fault Conditions	
16.2.8	Output Control Block	
16.3	Initialization and Configuration	
16.4	Register Map	
16.5	Register Descriptions	407
17	Pin Diagram	436
18	Signal Tables	437
19	Operating Characteristics	449
20	Electrical Characteristics	450
20.1	DC Characteristics	450
20.1.1	Maximum Ratings	450
20.1.2	Recommended DC Operating Conditions	450
20.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	451
20.1.4	Power Specifications	451
20.1.5	Flash Memory Characteristics	452
20.2	AC Characteristics	
20.2.1	Load Conditions	
20.2.2	Clocks	453

20.2.3	Analog Comparator	454
20.2.4	I ² C	454
20.2.5	Synchronous Serial Interface (SSI)	455
20.2.6	JTAG and Boundary Scan	456
20.2.7	General-Purpose I/O	458
20.2.8	Reset	458
21	Package Information	461
Α	Serial Flash Loader	463
A.1	Serial Flash Loader	463
A.2	Interfaces	463
A.2.1	UART	463
A.2.2	SSI	463
A.3	Packet Handling	464
A.3.1	Packet Format	464
A.3.2	Sending Packets	464
A.3.3	Receiving Packets	464
A.4	Commands	465
A.4.1	COMMAND_PING (0X20)	
A.4.2	COMMAND_GET_STATUS (0x23)	
A.4.3	COMMAND_DOWNLOAD (0x21)	
A.4.4	COMMAND_SEND_DATA (0x24)	
A.4.5	COMMAND_RUN (0x22)	
A.4.6	COMMAND_RESET (0x25)	466
В	Register Quick Reference	468
С	Ordering and Contact Information	484
C.1	Ordering Information	484
C.2	Kits	484
C.3	Company Information	
C.4	Support Information	485

List of Figures

Figure 1-1.	Stellaris [®] 2000 Series High-Level Block Diagram	26
Figure 2-1.	CPU Block Diagram	
Figure 2-2.	TPIU Block Diagram	35
Figure 5-1.	JTAG Module Block Diagram	44
Figure 5-2.	Test Access Port State Machine	47
Figure 5-3.	IDCODE Register Format	52
Figure 5-4.	BYPASS Register Format	
Figure 5-5.	Boundary Scan Register Format	53
Figure 6-1.	External Circuitry to Extend Reset	55
Figure 7-1.	Flash Block Diagram	110
Figure 8-1.	GPIO Port Block Diagram	135
Figure 8-2.	GPIODATA Write Example	136
Figure 8-3.	GPIODATA Read Example	136
Figure 9-1.	GPTM Module Block Diagram	176
Figure 9-2.	16-Bit Input Edge Count Mode Example	180
Figure 9-3.	16-Bit Input Edge Time Mode Example	181
Figure 9-4.	16-Bit PWM Mode Example	182
Figure 10-1.	WDT Module Block Diagram	211
Figure 11-1.	UART Module Block Diagram	235
Figure 11-2.	UART Character Frame	236
Figure 11-3.	IrDA Data Modulation	238
Figure 12-1.	SSI Module Block Diagram	275
Figure 12-2.	TI Synchronous Serial Frame Format (Single Transfer)	278
Figure 12-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	278
Figure 12-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	279
Figure 12-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	279
Figure 12-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	280
Figure 12-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	281
Figure 12-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	281
Figure 12-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	
-	MICROWIRE Frame Format (Single Frame)	
Figure 12-11.	MICROWIRE Frame Format (Continuous Transfer)	284
-	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	
-	I ² C Block Diagram	
Figure 13-2.	I ² C Bus Configuration	313
Figure 13-3.	START and STOP Conditions	
Figure 13-4.	Complete Data Transfer with a 7-Bit Address	314
Figure 13-5.	R/S Bit in First Byte	
Figure 13-6.	Data Validity During Bit Transfer on the I ² C Bus	314
Figure 13-7.	Master Single SEND	317
Figure 13-8.	Master Single RECEIVE	318
Figure 13-9.	Master Burst SEND	
	Master Burst RECEIVE	
	Master Burst RECEIVE after Burst SEND	
Figure 13-12.	Master Burst SEND after Burst RECEIVE	322

Figure 13-13.	Slave Command Sequence	323
Figure 14-1.	CAN Module Block Diagram	348
Figure 14-2.	CAN Bit Time	355
Figure 15-1.	Analog Comparator Module Block Diagram	389
Figure 15-2.	Structure of Comparator Unit	390
Figure 15-3.	Comparator Internal Reference Structure	391
Figure 16-1.	PWM Module Block Diagram	401
Figure 16-2.	PWM Count-Down Mode	402
Figure 16-3.	PWM Count-Up/Down Mode	403
Figure 16-4.	PWM Generation Example In Count-Up/Down Mode	403
Figure 16-5.	PWM Dead-Band Generator	. 404
Figure 17-1.	Pin Connection Diagram	436
Figure 20-1.	Load Conditions	453
Figure 20-2.	I ² C Timing	455
Figure 20-3.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	455
Figure 20-4.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	456
Figure 20-5.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	456
Figure 20-6.	JTAG Test Clock Input Timing	457
Figure 20-7.	JTAG Test Access Port (TAP) Timing	458
Figure 20-8.	JTAG TRST Timing	458
Figure 20-9.	External Reset Timing (RST)	459
Figure 20-10.	Power-On Reset Timing	459
Figure 20-11.	Brown-Out Reset Timing	459
Figure 20-12.	Software Reset Timing	460
Figure 20-13.	Watchdog Reset Timing	460
Figure 21-1.	100-Pin LQFP Package	. 461

List of Tables

Table 1.	Documentation Conventions	. 18
Table 3-1.	Memory Map	. 39
Table 4-1.	Exception Types	. 41
Table 4-2.	Interrupts	. 42
Table 5-1.	JTAG Port Pins Reset State	. 45
Table 5-2.	JTAG Instruction Register Commands	. 50
Table 6-1.	System Control Register Map	. 60
Table 7-1.	Flash Protection Policy Combinations	112
Table 7-2.	Flash Resident Registers	113
Table 7-3.	Flash Register Map	113
Table 8-1.	GPIO Pad Configuration Examples	137
Table 8-2.	GPIO Interrupt Configuration Example	138
Table 8-3.	GPIO Register Map	139
Table 9-1.	Available CCP Pins	176
Table 9-2.	16-Bit Timer With Prescaler Configurations	179
Table 9-3.	Timers Register Map	185
Table 10-1.	Watchdog Timer Register Map	212
Table 11-1.	UART Register Map	240
Table 12-1.	SSI Register Map	285
Table 13-1.	Examples of I ² C Master Timer Period versus Speed Mode	315
Table 13-2.	Inter-Integrated Circuit (I ² C) Interface Register Map	324
Table 13-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	
Table 14-1.	Transmit Message Object Bit Settings	351
Table 14-2.	Receive Message Object Bit Settings	353
Table 14-3.	CAN Protocol Ranges	
Table 14-4.	CAN Register Map	358
Table 15-1.	Comparator 0 Operating Modes	390
Table 15-2.	Comparator 1 Operating Modes	390
Table 15-3.	Comparator 2 Operating Modes	
Table 15-4.	Internal Reference Voltage and ACREFCTL Field Values	391
Table 15-5.	Analog Comparators Register Map	393
Table 16-1.	PWM Register Map	
Table 18-1.	Signals by Pin Number	437
Table 18-2.	Signals by Signal Name	441
Table 18-3.	Signals by Function, Except for GPIO	444
Table 18-4.	GPIO Pins and Alternate Functions	
Table 19-1.	Temperature Characteristics	449
Table 19-2.	Thermal Characteristics	
Table 20-1.	Maximum Ratings	450
Table 20-2.	Recommended DC Operating Conditions	450
Table 20-3.	LDO Regulator Characteristics	451
Table 20-4.	Detailed Power Specifications	
Table 20-5.	Flash Memory Characteristics	
Table 20-6.	Phase Locked Loop (PLL) Characteristics	
Table 20-7.	Clock Characteristics	
Table 20-8.	Crystal Characteristics	453

Analog Comparator Characteristics	454
Analog Comparator Voltage Reference Characteristics	454
I ² C Characteristics	454
SSI Characteristics	455
JTAG Characteristics	456
GPIO Characteristics	458
Reset Characteristics	458
Part Ordering Information	484
	Analog Comparator Voltage Reference Characteristics

List of Registers

System	Control	
Register 1	: Device Identification 0 (DID0), offset 0x000	62
Register 2	Brown-Out Reset Control (PBORCTL), offset 0x030	64
Register 3	: LDO Power Control (LDOPCTL), offset 0x034	65
Register 4	Raw Interrupt Status (RIS), offset 0x050	66
Register 5	: Interrupt Mask Control (IMC), offset 0x054	67
Register 6	: Masked Interrupt Status and Clear (MISC), offset 0x058	68
Register 7		
Register 8	Run-Mode Clock Configuration (RCC), offset 0x060	70
Register 9		
Register 1		
Register 1	1: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	77
Register 1	2: Device Identification 1 (DID1), offset 0x004	78
Register 1	3: Device Capabilities 0 (DC0), offset 0x008	80
Register 1	4: Device Capabilities 1 (DC1), offset 0x010	81
Register 1	5: Device Capabilities 2 (DC2), offset 0x014	83
Register 1	6: Device Capabilities 3 (DC3), offset 0x018	85
Register 1	7: Device Capabilities 4 (DC4), offset 0x01C	87
Register 1	8: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	88
Register 1	9: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	90
Register 2	0: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	92
Register 2	1: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	94
Register 2	2: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	96
Register 2	3: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	98
Register 2	4: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	. 100
Register 2	5: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	. 102
Register 2	6: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	. 104
Register 2		
Register 2	8: Software Reset Control 1 (SRCR1), offset 0x044	. 107
Register 2	9: Software Reset Control 2 (SRCR2), offset 0x048	. 109
Internal	Memory	. 110
Register 1	•	
Register 2	- · · · ·	
Register 3		
Register 4		
Register 5		
Register 6	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	. 121
Register 7	USec Reload (USECRL), offset 0x140	. 122
Register 8	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	. 123
Register 9		
Register 1		
Register 1	1: User Register 0 (USER_REG0), offset 0x1E0	. 126
Register 1		
Register 1	3: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204	. 128
Register 1	4: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208	. 129

Register 15:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C	130
Register 16:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	131
Register 17:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408	132
Register 18:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C	133
General-Pur	pose Input/Outputs (GPIOs)	134
Register 1:	GPIO Data (GPIODATA), offset 0x000	141
Register 2:	GPIO Direction (GPIODIR), offset 0x400	142
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	143
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	144
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	145
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	146
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	148
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	150
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	152
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	153
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	154
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	155
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	156
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	157
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	158
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	159
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	160
Register 20:	GPIO Commit (GPIOCR), offset 0x524	161
Register 21:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	163
Register 22:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	164
Register 23:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	165
Register 24:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	166
Register 25:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	167
Register 26:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	168
Register 27:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	169
Register 28:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	170
Register 29:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	171
Register 30:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	172
Register 31:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	173
Register 32:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	174
General-Pur	pose Timers	175
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	188
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	
-	• • •	

Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	203
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	207
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	208
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	209
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	210
Watchdog 1	limer	211
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	
Universal A	synchronous Receivers/Transmitters (UARTs)	
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	
Register 7:	UART Line Control (UARTLCRH), offset 0x02C	
Register 8:	UART Control (UARTCTL), offset 0x030	
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	
Register 14:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 15:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 16:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 17:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 18:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	

Register 19:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	268
Register 20:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	269
Register 21:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	270
Register 22:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 23:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	272
Register 24:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	273
Register 25:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	274
Synchronou	Is Serial Interface (SSI)	275
Register 1:	SSI Control 0 (SSICR0), offset 0x000	287
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	
Register 4:	SSI Status (SSISR), offset 0x00C	
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 20:	SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8 SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC	
Register 21:		
•	ated Circuit (I ² C) Interface	
Register 1:	I ² C Master Slave Address (I2CMSA), offset 0x000	
Register 2:	I ² C Master Control/Status (I2CMCS), offset 0x004	
Register 3:	I ² C Master Data (I2CMDR), offset 0x008	
Register 4:	I ² C Master Timer Period (I2CMTPR), offset 0x00C	
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x010	
Register 6:	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	
Register 7:	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018	335
Register 8:	I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	336
Register 9:	I ² C Master Configuration (I2CMCR), offset 0x020	337
Register 10:	I ² C Slave Own Address (I2CSOAR), offset 0x000	339
Register 11:	I ² C Slave Control/Status (I2CSCSR), offset 0x004	340
Register 12:	I ² C Slave Data (I2CSDR), offset 0x008	342
Register 13:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C	343
Register 14:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	344
Register 15:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	345
Register 16:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x018	346

Controller /	Area Network (CAN) Module	
Register 1:	CAN Control (CANCTL), offset 0x000	
Register 2:	CAN Status (CANSTS), offset 0x004	
Register 3:	CAN Error Counter (CANERR), offset 0x008	
Register 4:	CAN Bit Timing (CANBIT), offset 0x00C	
Register 5:	CAN Interrupt (CANINT), offset 0x010	
Register 6:	CAN Test (CANTST), offset 0x014	
Register 7:	CAN Baud Rate Prescalar Extension (CANBRPE), offset 0x018	
Register 8:	CAN IF1 Command Request (CANIF1CRQ), offset 0x020	
Register 9:	CAN IF2 Command Request (CANIF2CRQ), offset 0x080	
Register 10:	CAN IF1 Command Mask (CANIF1CMSK), offset 0x024	
Register 11:	CAN IF2 Command Mask (CANIF2CMSK), offset 0x084	
Register 12:	CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028	
Register 13:	CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088	
Register 14:	CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C	
Register 15:	CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C	
Register 16:	CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030	
Register 17:	CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090	
Register 18:	CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034	
Register 19:	CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094	
Register 20:	CAN IF1 Message Control (CANIF1MCTL), offset 0x038	
Register 21:	CAN IF2 Message Control (CANIF2MCTL), offset 0x098	
Register 22:	CAN IF1 Data A1 (CANIF1DA1), offset 0x03C	
Register 23:	CAN IF1 Data A2 (CANIF1DA2), offset 0x040	
Register 24:	CAN IF1 Data B1 (CANIF1DB1), offset 0x044	
Register 25:	CAN IF1 Data B2 (CANIF1DB2), offset 0x048	
Register 26:	CAN IF2 Data A1 (CANIF2DA1), offset 0x09C	
Register 27:	CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0	
Register 28:	CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4	
Register 29:	CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8	
Register 30:	CAN Transmission Request 1 (CANTXRQ1), offset 0x100	384
Register 31:	CAN Transmission Request 2 (CANTXRQ2), offset 0x104	384
Register 32:	CAN New Data 1 (CANNWDA1), offset 0x120	385
Register 33:	CAN New Data 2 (CANNWDA2), offset 0x124	385
Register 34:	CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140	386
Register 35:	CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144	386
Register 36:	CAN Message 1 Valid (CANMSG1VAL), offset 0x160	387
Register 37:	CAN Message 2 Valid (CANMSG2VAL), offset 0x164	387
Analog Cor	mparators	
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04	
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x08	
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x20	
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x40	
Register 7:	Analog Comparator Status 2 (ACSTAT2), offset 0x60	
Register 8:	Analog Comparator Control 0 (ACCTL0), offset 0x24	
Register 9:	Analog Comparator Control 1 (ACCTL1), offset 0x44	
0		

Register 10:	Analog Comparator Control 2 (ACCTL2), offset 0x64	399
Pulse Width	n Modulator (PWM)	401
Register 1:	PWM Master Control (PWMCTL), offset 0x000	408
Register 2:	PWM Time Base Sync (PWMSYNC), offset 0x004	409
Register 3:	PWM Output Enable (PWMENABLE), offset 0x008	410
Register 4:	PWM Output Inversion (PWMINVERT), offset 0x00C	411
Register 5:	PWM Output Fault (PWMFAULT), offset 0x010	412
Register 6:	PWM Interrupt Enable (PWMINTEN), offset 0x014	413
Register 7:	PWM Raw Interrupt Status (PWMRIS), offset 0x018	414
Register 8:	PWM Interrupt Status and Clear (PWMISC), offset 0x01C	415
Register 9:	PWM Status (PWMSTATUS), offset 0x020	416
Register 10:	PWM0 Control (PWM0CTL), offset 0x040	417
Register 11:	PWM0 Interrupt Enable (PWM0INTEN), offset 0x044	419
Register 12:	PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048	421
Register 13:	PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C	422
Register 14:	PWM0 Load (PWM0LOAD), offset 0x050	423
Register 15:	PWM0 Counter (PWM0COUNT), offset 0x054	424
Register 16:	PWM0 Compare A (PWM0CMPA), offset 0x058	425
Register 17:	PWM0 Compare B (PWM0CMPB), offset 0x05C	426
Register 18:	PWM0 Generator A Control (PWM0GENA), offset 0x060	427
Register 19:	PWM0 Generator B Control (PWM0GENB), offset 0x064	430
Register 20:	PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068	433
Register 21:	PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C	434
Register 22:	PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070	435

About This Document

This data sheet provides reference information for the LM3S2110 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 1 on page 18.

Table 1. Documentation Conventions

Notation	Meaning		
General Register Notation			
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0, SRCR1 , and SRCR2 .		
bit	A single bit in a register.		
bit field	Two or more consecutive and related bits.		
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 39.		
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.		

Notation	Meaning
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
X	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

1 Architectural Overview

The Luminary Micro Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris[®] family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris[®] LM3S1000 series extends the Stellaris[®] family with larger on-chip memories, enhanced power management, and expanded I/O and control capabilities. The Stellaris[®] LM3S2000 series, designed for Controller Area Network (CAN) applications, extends the Stellaris family with Bosch CAN networking technology, the golden standard in short-haul industrial networks. The Stellaris[®] LM3S2000 series also marks the first integration of CAN capabilities with the revolutionary Cortex-M3 core. The Stellaris[®] LM3S6000 series combines both a 10/100 Ethernet Media Access Control (MAC) and Physical (PHY) layer, marking the first time that integrated connectivity is available with an ARM cortex-M3 MCU and the only integrated 10/100 Ethernet MAC and PHY available in an ARM architecture MCU. The Stellaris[®] LM3S8000 series combines Bosch Controller Area Network technology with both a 10/100 Ethernet Media Access Control (MAC) and Physical (PHY) layer.

The LM3S2110 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

In addition, the LM3S2110 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S2110 microcontroller is code-compatible to all members of the extensive Stellaris[®] family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network.

1.1 **Product Features**

The LM3S2110 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 25-MHz operation
 - Hardware-division and single-cycle-multiplication

- Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
- 26 interrupts with eight priority levels
- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory
 - 64 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 16 KB single-cycle SRAM
- General-Purpose Timers
 - Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
 - 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
 - 16-bit Timer modes
 - · General-purpose timer function with an 8-bit prescaler
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug

- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Controller Area Network (CAN)
 - Supports CAN protocol version 2.0 part A/B
 - Bit rates up to 1Mb/s
 - 32 message objects, each with its own identifier mask
 - Maskable interrupt
 - Disable automatic retransmission mode for TTCAN
 - Programmable loop-back mode for self-test operation
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
 - Programmable data frame size from 4 to 16 bits
 - Internal loopback test mode for diagnostic/debug testing
- UART
 - Fully programmable 16C550-type UART with IrDA support

- Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator with fractional divider
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start-bit detection
- Line-break generation and detection
- Analog Comparators
 - Three independent integrated analog comparators
 - Configurable for output to: drive an output pin or generate an interrupt
 - Compare external pin input to external pin input or to internal programmable voltage reference
- I²C
 - Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
 - Interrupt generation
 - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- PWM
 - One PWM generator blocks, each with one 16-bit counter, two comparators, a PWM generator, and a dead-band generator
 - One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
 - Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
 - PWM generator

- Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
- Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - · Can be bypassed, leaving input PWM signals unmodified
- Flexible output control block with PWM output enable of each PWM signal
 - PWM output enable of each PWM signal
 - Optional output inversion of each PWM signal (polarity control)
 - Optional fault handling for each PWM signal
 - Synchronization of timers in the PWM generator blocks
 - Synchronization of timer/comparator updates across the PWM generator blocks
 - · Interrupt status summary of the PWM generator blocks
- GPIOs
 - 11-40 GPIOs, depending on configuration
 - 5-V-tolerant input/outputs
 - Programmable interrupt generation as either edge-triggered or level-sensitive
 - Bit masking in both read and write operations through address lines
 - Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals

- User-enabled LDO unregulated voltage detection and automatic reset
- 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
 - Six reset sources
 - Programmable clock source control
 - Clock gating to individual peripherals for power savings
 - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
 - Debug access via JTAG and Serial Wire interfaces
 - Full JTAG boundary scan
- Industrial-range 100-pin RoHS-compliant LQFP package

1.2 Target Applications


- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy

Transportation

1.3 High-Level Block Diagram

Figure 1-1 on page 26 represents the full set of features in the Stellaris[®] 2000 series of devices; not all features may be available on the LM3S2110 microcontroller.





1.4 Functional Overview

The following sections provide an overview of the features of the LM3S2110 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 484.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 **Processor Core (see page 33)**

All members of the Stellaris[®] product family, including the LM3S2110 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 33 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*.

1.4.1.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.3 Nested Vectored Interrupt Controller (NVIC)

The LM3S2110 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 26 interrupts.

"Interrupts" on page 41 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S2110 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S2110, PWM motion control functionality can be achieved through:

- Dedicated, flexible motion control hardware using the PWM pins
- The motion control features of the general-purpose timers using the CCP pins

PWM Pins (see page 401)

The LM3S2110 PWM module consists of one PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

CCP Pins (see page 181)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.3 Analog Peripherals

For support of analog signals, the LM3S2110 microcontroller offers three analog comparators.

1.4.3.1 Analog Comparators (see page 388)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S2110 microcontroller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt .

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

1.4.4 Serial Communications Peripherals

The LM3S2110 controller supports both asynchronous and synchronous serial communications with:

One fully programmable 16C550-type UART

- One SSI module
- One I²C module
- One CAN unit

1.4.4.1 UART (see page 234)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S2110 controller includes one fully programmable 16C550-type UARTthat supports data transfer speeds up to 460.8 Kbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.) In addition, each UART is capable of supporting IrDA.

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 275)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S2110 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 I²C (see page 312)

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S2110 controller includes one I^2C module that provides the ability to communicate to other IC devices over an I^2C bus. The I^2C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I^2C bus can be designated as either a master or a slave. The I^2C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I^2C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris[®] I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts. The I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I^2C slave generates interrupts when data has been sent or requested by a master.

1.4.4.4 Controller Area Network (see page 347)

Controller Area Network (CAN) is a multicast shared serial-bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, now it is used in many embedded control applications (for example, industrial or medical). Bit rates up to 1Mb/s are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kb/s at 500m).

A transmitter sends a message to all CAN nodes (broadcasting). Each node decides on the basis of the identifier received whether it should process the message. The identifier also determines the priority that the message enjoys in competition for bus access. Each CAN message can transmit from 0 to 8 bytes of user information. The LM3S2110 includes one CAN units.

1.4.5 System Peripherals

1.4.5.1 Programmable GPIOs (see page 134)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris[®] GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 11-40 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 437 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

1.4.5.2 Three Programmable Timers (see page 175)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 211)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S2110 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 110)

The LM3S2110 static random access memory (SRAM) controller supports 16 KB SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 111)

The LM3S2110 Flash controller supports 64 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (see page 39)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S2110 controller can be found in "Memory Map" on page 39. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (see page 43)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary

Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (see page 54)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 436
- "Signal Tables" on page 437
- "Operating Characteristics" on page 449
- "Electrical Characteristics" on page 450
- "Package Information" on page 461

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution with a:
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex[™]-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

2.1 Block Diagram





2.2 Functional Description

Important: The ARM® Cortex[™]-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris[®] implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 34. As noted in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex[™]-M3 Technical Reference Manual* does not apply to Stellaris[®] devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris[®] devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris[®] devices have implemented TPIU as shown in Figure 2-2 on page 35. This is similar to the non-ETM version described in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.




Figure 2-2. TPIU Block Diagram

2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*[®] *Cortex*[™]-*M*3 *Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S2110 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex[™]-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

All NVIC registers and system debug registers are little endian regardless of the endianness state of the processor.

2.2.6.1 Interrupts

The *ARM*® *Cortex*[™]-*M3 Technical Reference Manual* describes the maximum number of interrupts and interrupt priorities. The LM3S2110 microcontroller supports 26 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris[®] devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	COUNTFLAG	R/W	0	Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	CLKSOURCE	R/W	0	 0 = external reference clock. (Not implemented for Stellaris microcontrollers.) 1 = core clock. If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock.
	T 0 (1) T			If it is not, the count values are unpredictable.
1	TICKINT	R/W	0	 1 = counting down to 0 pends the SysTick handler. 0 = counting down to 0 does not pend the SysTick handler. Software can use the COUNTFLAG to determine if ever counted to 0.
0	ENABLE	R/W	0	 1 = counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting. 0 = counter disabled.

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
23:0	RELOAD	W1C	-	Value to load into the SysTick Current Value Register when the counter reaches 0.

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	CURRENT	W1C		Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care. This register is write-clear. Writing to it with any value clears the register to 0. Clearing
				this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S2110 controller is provided in Table 3-1 on page 39.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*™*-M3 Technical Reference Manual*.

Important: In Table 3-1 on page 39, addresses not listed are reserved.

Table 3-1. Memory Map^a

Start End		Description	For details on registers, see page
Memory			1
0x0000.0000	0x0000.FFFF	On-chip flash ^b	114
0x2000.0000	0x2000.3FFF	Bit-banded on-chip SRAM ^c	114
0x2010.0000	0x21FF.FFFF	Reserved non-bit-banded SRAM space	-
0x2200.0000	0x23FF.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	110
0x2400.0000	0x3FFF.FFFF	Reserved non-bit-banded SRAM space	-
FiRM Peripherals			•
0x4000.0000	0x4000.0FFF	Watchdog timer	213
0x4000.4000	0x4000.4FFF	GPIO Port A	140
0x4000.5000	0x4000.5FFF	GPIO Port B	140
0x4000.6000	0x4000.6FFF	GPIO Port C	140
0x4000.7000	0x4000.7FFF	GPIO Port D	140
0x4000.8000	0x4000.8FFF	SSI0	286
0x4000.C000	0x4000.CFFF	UART0	241
Peripherals			1
0x4002.0000	0x4002.07FF	I2C Master 0	325
0x4002.0800	0x4002.0FFF	I2C Slave 0	338
0x4002.4000	0x4002.4FFF	GPIO Port E	140
0x4002.5000	002.5000 0x4002.5FFF GPIO Port F		140
0x4002.6000	0x4002.6FFF	GPIO Port G	140
0x4002.7000	0x4002.7FFF	GPIO Port H	140
0x4002.8000	0x4002.8FFF	PWM	407
0x4003.0000	0x4003.0FFF	Timer0	186
0x4003.1000	0x4003.1FFF	Timer1	186
0x4003.2000	0x4003.2FFF	Timer2	186
0x4003.C000	0x4003.CFFF	Analog Comparators	388
0x4004.0000	0x4004.0FFF	CAN0 Controller	360
0x400F.D000	0x400F.DFFF	0F.DFFF Flash control	
0x400F.E000	0x400F.EFFF	System control	61
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
Private Peripheral B	us		

Start	End	Description	For details on registers, see page
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM®
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	Cortex™-M3 Technical
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	Reference
0xE000.3000	0xE000.DFFF	Reserved	Manual
0xE000.E000	0xE000.EFFF	Nested Vectored Interrupt Controller (NVIC)	
0xE000.F000	0xE003.FFFF	Reserved	
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	
0xE004.1000	0xE004.1FFF	Reserved	-
0xE004.2000	0xE00F.FFFF	Reserved	-
0xE010.0000	0xFFFF.FFFF	Reserved for vendor peripherals	-

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 41 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 26 interrupts (listed in Table 4-2 on page 42).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*^M-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Note: In Table 4-2 on page 42 interrupts not listed are reserved.

Exception Type	Position	Priority ^a	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.
			You can enable or disable this fault.
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.

Table 4-1. Exception Types

Exception Type	Position	Priority ^a	Description
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 42 lists the interrupts on the LM3S2110 controller.

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

Interrupt (Bit in Interrupt Registers)	Description
0	GPIO Port A
1	GPIO Port B
2	GPIO Port C
3	GPIO Port D
4	GPIO Port E
5	UART0
7	SSI0
8	12C0
9	PWM Fault
10	PWM Generator 0
18	Watchdog timer
19	Timer0 A
20	Timer0 B
21	Timer1 A
22	Timer1 B
23	Timer2 A
24	Timer2 B
25	Analog Comparator 0
26	Analog Comparator 1
27	Analog Comparator 2
28	System Control
29	Flash Control
30	GPIO Port F
31	GPIO Port G
32	GPIO Port H
39	CANO

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
 - BYPASS instruction
 - IDCODE instruction
 - SAMPLE/PRELOAD instruction
 - EXTEST instruction
 - INTEST instruction
- ARM additional instructions:
 - APACC instruction
 - DPACC instruction
 - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

5.1 Block Diagram





5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 44. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 50 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 456 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 45. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1. JTAG Port Pins Reset State

5.2.1.1 Test Reset Input (TRST)

The TRST pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When TRST is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while TRST is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the $\overline{\text{TRST}}$ pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 47.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 47. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 50.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or \overline{RST} , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 150) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 160) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 161) have been set to 1.

Recovering a "Locked" Device

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- **1.** Assert and hold the \overline{RST} signal.
- 2. Perform the JTAG-to-SWD switch sequence.
- 3. Perform the SWD-to-JTAG switch sequence.
- 4. Perform the JTAG-to-SWD switch sequence.
- 5. Perform the SWD-to-JTAG switch sequence.
- 6. Perform the JTAG-to-SWD switch sequence.
- 7. Perform the SWD-to-JTAG switch sequence.
- 8. Perform the JTAG-to-SWD switch sequence.
- 9. Perform the SWD-to-JTAG switch sequence.
- 10. Perform the JTAG-to-SWD switch sequence.
- **11.** Perform the SWD-to-JTAG switch sequence.

12. Release the \overline{RST} signal.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 49. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence need to be performed.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select IR, and Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the ARM® *Cortex*TM-*M3 Technical Reference Manual* and the ARM® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.

- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- 3. Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) for their alternate function using the **GPIOAFSEL** register.

5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 50. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

Table 5-2. JTAG Instruction Register Commands

5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows

tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 53 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 53 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 53 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 53 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 52 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 52 for more information.

5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 52. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.


Figure 5-3. IDCODE Register Format



5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 53. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format




5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 53. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin, \overline{RST} , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris[®] Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual.*

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 54
- Local control, such as reset (see "Reset Control" on page 54), power (see "Power Control" on page 57) and clock control (see "Clock Control" on page 57)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 59

6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for use by Luminary Micro for testing the devices during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

6.1.2.2 Reset Sources

The controller has five sources of reset:

- **1.** External reset input pin (\overline{RST}) assertion, see "RST Pin Assertion" on page 54.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 55.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 55.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 56.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 56.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

6.1.2.3 **RST** Pin Assertion

The external reset pin (\mathbb{RST}) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 43). The external reset sequence is as follows:

- **1.** The external reset pin (\overline{RST}) is asserted and then de-asserted.
- The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution. A few clocks cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.


The external reset timing is shown in Figure 20-9 on page 459.

6.1.2.4 Power-On Reset (POR)

The Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}). The POR circuit generates a reset signal to the internal logic when the power supply ramp reaches a threshold value (V_{TH}). If the application only uses the POR circuit, the \overline{RST} input needs to be connected to the power supply (V_{DD}) through a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the device must reach 3.0 V within 10 msec of it crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset to hold the device in reset longer than the internal POR, the \overline{RST} input may be used with the circuit as shown in Figure 6-1 on page 55.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode (D₁) discharges C₁ rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (\overline{RST}) or internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 20-10 on page 459.

Note: The power-on reset also resets the JTAG controller. An external reset does not.

6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivelent to an assertion of the external \overline{RST} input and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 20-11 on page 459.

6.1.2.6 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 59). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 20-12 on page 460.

6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 20-13 on page 460.

6.1.3 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

Note: The use of the LDO is optional. The internal logic may be supplied by the on-chip LDO or by an external regulator. If the LDO is used, the LDO output pin is connected to the VDD25 pins on the printed circuit board. The LDO requires decoupling capacitors on the printed circuit board. If an external regulator is used, it is strongly recommended that the external regulator supply the controller only and not be shared with other devices on the printed circuit board.

6.1.4 Clock Control

System control determines the control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are four clock sources for use in the device:

- Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator: The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit in the RCC register (see page 70).
- Internal 30-kHz Oscillator: The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 30%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.

The internal system clock (sysclk), is derived from any of the four sources plus two others: the output of the internal PLL, and the internal oscillator divided by four ($3 \text{ MHz} \pm 30\%$). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

The **Run-Mode Clock Configuration (RCC)** and **Run-Mode Clock Configuration 2 (RCC2)** registers provide control for the system clock. The **RCC2** register is provided to extend fields that offer additional encodings over the **RCC** register. When used, the **RCC2** register field values are

used by the logic over the corresponding field in the **RCC** register. In particular, **RCC2** provides for a larger assortment of clock configuration options.

6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 70) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.1.4.3 PLL Frequency Configuration

The PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the PLL to drive the output.

If the main oscillator provides the clock reference to the PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation (PLLCFG)** register (see page 74). The internal translation provides a translation within ± 1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) on page 70 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 70 and page 75).

6.1.4.5 PLL Operation

If the PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 20-6 on page 453). During this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the **RCC** register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the

two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

In Run mode, the processor executes code. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor is not clocked and therefore no longer executes code. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail below.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

■ **Deep-Sleep Mode.** Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the **RCC/RCC2** register. If the **RCC2** register is being used, the USERCC2 bit must be set and the appropriate **RCC2** bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

6.3 Register Map

Table 6-1 on page 60 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	62
0x004	DID1	RO	-	Device Identification 1	78
0x008	DC0	RO	0x003F.001F	Device Capabilities 0	80
0x010	DC1	RO	0x0110.709F	Device Capabilities 1	81
0x014	DC2	RO	0x0707.1011	Device Capabilities 2	83
0x018	DC3	RO	0x0F00.B7C3	Device Capabilities 3	85
0x01C	DC4	RO	0x0000.00FF	Device Capabilities 4	87
0x030	PBORCTL	R/W	0x0000.7FFD	Brown-Out Reset Control	64
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	65
0x040	SRCR0	R/W	0x0000000	Software Reset Control 0	106
0x044	SRCR1	R/W	0x0000000	Software Reset Control 1	107
0x048	SRCR2	R/W	0x0000000	Software Reset Control 2	109
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	66
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	67
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	68
0x05C	RESC	R/W	-	Reset Cause	69

Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x060	RCC	R/W	0x07AE.3AD1	Run-Mode Clock Configuration	70
0x064	PLLCFG	RO	-	XTAL to PLL Translation	74
0x070	RCC2	R/W	0x0780.2800	Run-Mode Clock Configuration 2	75
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	88
0x104	RCGC1	R/W	0x0000000	Run Mode Clock Gating Control Register 1	94
0x108	RCGC2	R/W	0x0000000	Run Mode Clock Gating Control Register 2	100
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	90
0x114	SCGC1	R/W	0x0000000	Sleep Mode Clock Gating Control Register 1	96
0x118	SCGC2	R/W	0x0000000	Sleep Mode Clock Gating Control Register 2	102
0x120	DCGC0	R/W	0x0000040	Deep Sleep Mode Clock Gating Control Register 0	92
0x124	DCGC1	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 1	98
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	104
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	77

6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

	400F.E000 :000		0 (DID0)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		VER		'	res	erved	•				CL/	ASS	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					JOR I								IOR			
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
Bit/F	ield		Name		Туре		Reset	Descr	iption							
3	1		reserved		RO		0	compa	atibility v	vith futur	e produ		alue of	erved bit. a reserv n.		
30:	28		VER		RO		0x1	DID0	Version							
											•			ion. The ed as fo		number
								Value	Descri	ption						
								0x1		evision o lass dev		00 regist	er forma	at, for St	ellaris®	
27:	24		reserved		RO		0x0	compa	atibility v	vith futur	e produ		alue of	erved bit. a reserven. n.		
23:	:16		CLASS		RO		0x1	Device	e Class							
								sets a field v (for ex fields	re gener alue is c ample, a require o	ated for hanged a remap differenti	all devic for new or shrink ation fro	es in a p product), or any m prior (articular lines, for case wh devices.	sign from product change ere the M The values are rese	line. The s in fab MAJOR OF ue of the	CLASS Drocess MINOR
								Value	Descri	ption						
								0x0	Stellar	is® San	dstorm-o	class dev	vices.			

0x1 Stellaris® Fury-class devices.

Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	Major Revision
				This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0x0 Revision A (initial device)
				0x1 Revision B (first base layer revision)
				0x2 Revision C (second base layer revision)
				and so on.
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Brown-Out Reset Control (PBORCTL)
Base 0x400F.E000 Offset 0x030 Type R/W, reset 0x0000.7FFD

	31	30)	29	28	27		26	25	24	23	22		21	20	19	1	18	17	16
		1	1		1	1	1		1	l I	eserved	1	-			1	ſ		1	1
Туре	RO	R	C	RO	RO	RC)	RO	RO	RO	RO	RO		RO	RO	RC)	RO	RO	RO
Reset	0	0		0	0	0		0	0	0	0	0		0	0	0		0	0	0
	15	14	1	13	12	11		10	9	8	7	6		5	4	3		2	1	0
		1	1		1	1	T		re	served	1	1	1	1		1	1		BORIO	R reserved
Туре	RO	R	C	RO	RO	RC)	RO	RO	RO	RO	RO	l	RO	RO	RC)	RO	R/W	RO
Reset	0	0		0	0	0		0	0	0	0	0		0	0	0		0	0	0
Bit/F 31			re	Name serve DRIOI	d	R	rpe CO		Reset 0x0 0	Sof cor pre	served a	y with fu icross a	ture p read-	roduo	cts, the	value	of a	reser	•	ivide hould be
'										BOR Interrupt or Reset This bit controls how a BOR event is signaled to the controlle reset is signaled. Otherwise, an interrupt is signaled.										
C)		re	serve	d	R	0		0	cor	tware sh npatibilit served a	y with fu	ture p	roduo	cts, the	value	of a	reser	•	vide hould be

Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$).

LDO Po Base 0x4			LDOPC	TL)												
Offset 0x0 Type R/W	034		000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	erved		l	•	1	l		·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reser	ved	1			•		1	VA	DJ	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:6		reserved		RO		0	compa	atibility v	uld not re vith futur oss a re	e produ	cts, the v	alue of	a reserv		
5:	0		VADJ		R/W		0x0	LDO (Output V	oltage						
										the on-o are prov			ge. The	program	iming va	lues for
								Value	e V	_{OUT} (V)						
								0x00	2	.50						
								0x01	2	.45						
								0x02		.40						
								0x03		.35						
								0x04		.30						
								0x05		.25						
										eserved						
								0x1B		.75						
								0x1C		.70						
								0x1D		.65						
								0x1E 0x1F		.60 .55						
								UXIF	2							

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Raw Interrupt Status (RIS) Base 0x400F.E000 Offset 0x050 Type RO, reset 0x0000.0000

ijpo ito,	10000 07	0000.00	00													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		· ·		1	rese	rved	1 1					1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1 1		reserved		1	1		PLLLRIS		rese	rved		BORRIS	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	7		reserved		RO		0	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv	•	
6			PLLLRIS		RO		0	PLL L	ock Rav	w Interrup	t Status	6				
								This b	it is set	when the	PLL T _I	_{READY} Tir	mer asse	erts.		
5:2	2		reserved		RO		0	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv	•	
1			BORRIS		RO		0	Brown	-Out R	eset Raw	Interru	ot Status	i			
								a brov from tl	vn-out o he brow he IMC	raw inter condition i n-out dete register is	s currei	ntly activ rcuit. An	e. This i interrup	s an uni t is repo	egistere rted if the	d signal BORIM
0			reserved		RO		0	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv	•	

Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

Base 0x400F.E000 Offset 0x054 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		1 1 1		1	rese	rved	1 I				Í	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		reserved		1	1		PLLLIM		rese		•	BORIM	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi			Name		Туре		Reset	Descr	•							
31:	7		reserved		RO		0	comp	atibility	uld not re with future ross a rea	produ	cts, the v	alue of	a reserv	•	
6			PLLLIM		R/W		0	PLL L	ock Inte	errupt Mas	sk					
								contro	oller inte	fies wheth rrupt. If s ise, an inf	et, an ir	nterrupt is	s genera	ated if ₽		
5:2	2		reserved		RO		0	comp	atibility	uld not re with future ross a rea	produ	cts, the v	alue of	a reserv	•	
1			BORIM		R/W		0	Browr	n-Out R	eset Inter	rupt Ma	sk				
								contro	oller inte	fies wheth rrupt. If so interrupt	et, an ir	nterrupt is	s genera	•		
0			reserved		RO		0	comp	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv		

Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the RIS register (see page 66).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·		1	rese	rved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	· · ·		reserved		1	1		PLLLMIS		rese	rved	r	BORMIS	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	7	r	reserved		RO		0	compa	atibility	uld not rel with future ross a rea	produ	cts, the v	alue of	a reserv	•	
6		F	PLLLMIS		R/W1C		0			sked Inter	•			-		
										when the F to this bit		_{EADY} time	rassens	s. The In	terrupt is	cleared
5:2	2	r	reserved		RO		0	compa	atibility	uld not rel with future ross a rea	produ	cts, the v	alue of	a reserv	•	
1		E	BORMIS		R/W1C		0	BOR I	Masked	Interrupt	Status					
								The B	ORMISİ	s simply t	he BOR	ris ANE	Ded with	the mas	sk value,	BORIM.
0		r	reserved		RO		0	compa	atibility	uld not rel with future ross a rea	produ	cts, the v	alue of	a reserv	•	

Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Base 0x40 Offset 0x0 Type R/W)5C	0														
71 -	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1					1	rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1		resei	ved	1	1	1		LDO	SW	WDT	BOR	POR	EXT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W -	R/W -	R/W -	R/W -	R/W -
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	6		reserved		RO		0	compa	are shou atibility w rved acro	ith futur/	e produo	cts, the v	alue of	a reserv		
5			LDO		R/W		-	LDO F	Reset							
									set, indi ated a re			ircuit ha	is lost re	gulation	and has	;
4			SW		R/W		-	Softwa	are Rese	et						
								When	set, indi	cates a	software	e reset is	s the cau	ise of the	e reset e	event.
3			WDT		R/W		-	Watch	ndog Tim	ier Rese	t					
								When	set, indi	cates a	watchdo	og reset	is the ca	use of tl	ne reset	event.
2			BOR		R/W		-	Browr	n-Out Re	set						
								When	set, indi	cates a	brown-o	ut reset	is the ca	ause of t	he reset	event.
1			POR		R/W		-	Powe	r-On Res	set						
								When	set, indi	cates a	power-o	n reset i	is the ca	use of th	ne reset	event.
0			EXT		R/W		-	Exterr	nal Rese	t						
									set, indi set even		n externa	al reset ((RST ass	ertion) i	s the ca	use of

Reset Cause (RESC) Base 0x400F.E000

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)
Base 0x400F.E000 Offset 0x060
Type R/W, reset 0x07AE.3AD1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		rese	erved	1	ACG		SY	I SDIV	r 1	USESYSDIV	reserved	USEPWMDIV		PWMDIV	ſ	reserved
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	l erved	PWRDN	reserved	BYPASS	reserved		Т	i Tal	1	OSC	SRC	rese	l erved	IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W
Reset	0	0	1	1	1	0	1	0	1	1	0	1	0	0	0	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	28		reserved	I	RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
2	7		ACG		R/W		0	Auto (Clock G	ating						
												system u		•		

Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode.

The $\ensuremath{\textbf{RCGCn}}$ registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description		
26:23	SYSDIV	R/W	0xF	System Clock Divisor		
				Specifies which divisor is used to generate the system clock from the PLL output.		
				The PLL VCO frequency is 400 MHz.		
				Value Divisor (BYPAS	SS=1) Frequency (BYPASS=0)	
				0x0 reserved	reserved	
				0x1 /2	reserved	
				0x2 /3	reserved	
				0x3 /4	reserved	
				0x4 /5	reserved	
				0x5 /6	reserved	
				0x6 /7	reserved	
				0x7 /8	25 MHz	
				0x8 /9	22.22 MHz	
				0x9 /10	20 MHz	
				0xA /11	18.18 MHz	
				0xB /12	16.67 MHz	
				0xC /13	15.38 MHz	
				0xD /14	14.29 MHz	
				0xE /15	13.33 MHz	
				0xF /16	12.5 MHz (default)	
				When reading the Run-Mode Clock Configuration (RCC) register (see page 70), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source.		
22	USESYSDIV	R/W	0	Enable System Clock Divider Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.		
21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		
20	USEPWMDIV	R/W	0	Enable PWM Clock Divisor		
				Use the PWM clock div	vider as the source for the PWM clock.	

Bit/Field	Name	Туре	Reset	Description	
19:17	PWMDIV	R/W	0x7	PWM Unit Clock Divisor	
				This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. This clock is only power 2 divide and rising edge is synchronous without phase shift from the system clock.	
				Value Divisor	
				0x0 /2	
				0x1 /4	
				0x2 /8	
				0x3 /16	
				0x4 /32	
				0x5 /64	
				0x6 /64	
				0x7 /64 (default)	
16:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
13	PWRDN	R/W	1	PLL Power Down	
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL.	
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
11	BYPASS	R/W	1	PLL Bypass	
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.	
10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	

Bit/Field	Name	Туре	Reset	Description		
9:6	XTAL	R/W	0xB	Crystal Valu	e	
					ecifies the crystal value attack r this field is provided below.	hed to the main oscillator. The
				Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
				0x0	1.000	reserved
				0x1	1.8432	reserved
				0x2	2.000	reserved
				0x3	2.4576	reserved
				0x4	3.579	545 MHz
				0x5	3.68	64 MHz
				0x6	4	MHz
				0x7	4.09	6 MHz
				0x8	4.91	52 MHz
				0x9		MHz
				0xA		2 MHz
				0xB		reset value)
				0xC		4 MHz
				0xD		28 MHz
				0xE		MHz
				0xF	8.19	2 MHz
5:4	OSCSRC	R/W	0x1	Oscillator S	ource	
				Picks amon	g the four input sources for th	e OSC. The values are:
				Value Inpu	t Source	
				0x0 Mair	n oscillator (default)	
				0x1 Inter	rnal oscillator (default)	
				0x2 Inter	rnal oscillator / 4 (this is neces	ssary if used as input to PLL)
				0x3 rese	rved	
3:2	reserved	RO	0x0	compatibilit	ould not rely on the value of a y with future products, the val cross a read-modify-write op	ue of a reserved bit should be
1	IOSCDIS	R/W	0	Internal Oso	cillator Disable	
				0: Internal c	scillator (IOSC) is enabled.	
				1: Internal c	scillator is disabled.	
0	MOSCDIS	R/W	1	Main Oscilla	ator Disable	
				0: Main osc	illator is enabled.	
				1: Main osc	illator is disabled (default).	

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 70).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000

Offset 0x064 Type RO, reset -

Type ICO.	, 16561 -															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved		1	1			1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	erved			r r		F	T	1		1		1	R	Î	
Type Reset	RO 0	RO 0	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	14		reserved		RO		0x0	comp	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
13	:5		F		RO		-	PLL F	Value							
								This f	ield spec	ifies the	value s	supplied 1	to the Pl	L's F in	put.	
4:	0		R		RO		-	PLL F	R Value							
								This f	ield spec	ifies the	value s	supplied 1	to the PL	L's R ir	iput.	

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the RCC equivalent register fields when the USERCC2 bit is set. This allows RCC2 to be used to extend the capabilities, while also providing a means to be backward-compatible to previous parts. The fields within the RCC2 register occupy the same bit positions as they do within the RCC register as LSB-justified.

The SYSDIV2 field is wider so that additional larger divisors are possible. This allows a lower system clock frequency for improved Deep Sleep power consumption.

Offset 0x	100F.E000 070 V, reset 0x0	0780.28	00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	USERCC2	rese	erved		<u>г</u>	SY	SDIV2	1				1	reserved		1	,	
Type Reset	R/W 0	RO 0	RO 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserv	/ed	PWRDN2	reserved	BYPASS2		rese	erved			OSCSRC2	1		rese	rved	1	
Type Reset	RO 0	RO 0	R/W 1	RO 0	R/W 1	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
3	1	ι	JSERCC	2	R/W		0	Use R	CC2								
								When	set, ove	errides th	ne RCC	register	fields.				
30:	29		reserved		RO		0x0	compa	atibility w	vith futur	e produ	cts, the	of a rese value of a operation	a reserv			
28:	23		SYSDIV2	2	R/W		0x0F	Syster	m Clock	Divisor							
								Specif PLL o		h diviso:	r is useo	d to gene	erate the	system	clock fr	om the	
								The P	ne PLL VCO frequency is 400 MHz.								
								additio much the R(onal divis lower fre CC regis	sor value equencie ter sysi	es. This es during DIV enc	permits g Deep S oding of	r SYSDIN the syste Sleep mo 1111 pro provides	em clock de. For ovides /1	k to be r example	un at e, where	
22:	14		reserved		RO		0x0	compa	atibility w	vith futur	e produ	cts, the	of a rese value of a operation	a reserv	•		
1	3	F	PWRDN2	2	R/W		1	Power	r-Down I	PLL							
								When	set, pov	vers dov	vn the P	LL.					
1:	2		reserved		RO		0	compa	atibility w	vith futur	e produ	cts, the	of a rese value of a operation	a reserv	•		
1	1	E	BYPASS	2	R/W		1	Bypas	s PLL								
								When	set, byp	asses tl	ne PLL f	or the cl	ock sour	ce.			

Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	OSCSRC2	R/W	0x0	System Clock Source
				Value Description
				0x0 Main oscillator (MOSC)
				0x1 Internal oscillator (IOSC)
				0x2 Internal oscillator / 4
				0x3 30 kHz internal oscillator
				0x7 32 kHz external oscillator
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000 Offset 0x144 Type R/W, reset 0x0780.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved				DSDI	ORIDE				•		reserved		•	
Type Reset	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[15	1	10	1	reserved	10	1	<u>г т</u>	,			1		Î	rved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	I	Reset	Descri	ption							
31:2	29	r	eserved	I	RO		0x0					e value o				
												cts, the v fy-write (ed bit sh	ould be
												ly miles	oporatio			
28:2	23	DS	DIVORI	DE	R/W		0x0F			Override						
								6-bit s runnin	•	ivider fie	eld to ove	erride wh	nen Dee	p-Sleep	occurs v	vith PLL
								Turinin	y.							
22:	7	r	reserved	l	RO		0x0				•	e value o cts, the v			•	
											•	fy-write				
6:4	1	DS	SOSCSF	RC	R/W		0x0	Clock	Source							
										ces IOS	C to be o	clock sou	ırce duri	na Deer	o Sleep r	node
									Name		scriptior					
								0x0				e to the o				done
								0x1 0x3	IOSC 30kHz			al 12 MH z interna			burce	
								0x3 0x7	30kHz			z externa				
								0.71		05		L GAIGING				
3:0	h	r	eserved	1	RO		0x0	Softwa	are shou	ild not re	elv on th	e value o	of a rese	arved hit	To prov	ide
5.0		I			10		5.0	compa	atibility v	vith futur	e produ	cts, the v	alue of	a reserv	•	
								preser	ved acr	oss a re	ad-modi	fy-write	operatio	n.		

Register 12: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type.

Device Identification 1 (DID1) Base 0x400F.E000 Offset 0x004 Type RO, reset -31 30 28 26 20 16 29 27 25 24 23 22 21 19 18 17 FAM PARTNO VER RO Туре Reset 0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 PINCOUNT TEMP PKG ROHS QUAL reserved RO Туре RO Reset 0 1 0 0 0 0 0 0 0 0 1 0 1 1 **Bit/Field** Name Type Reset Description VER 31:28 RO 0x1 **DID1** Version This field defines the DID1 register format version. The version number is numeric. The value of the $\ensuremath{\mathtt{VER}}$ field is encoded as follows (all other encodings are reserved): Value Description 0x1 First revision of the DID1 register format, indicating a Stellaris Fury-class device. RO 27:24 FAM 0x0 Family This field provides the family identification of the device within the Luminary Micro product portfolio. The value is encoded as follows (all other encodings are reserved): Value Description 0x0 Stellaris family of microcontollers, that is, all devices with external part numbers starting with LM3S. 23:16 PARTNO RO 0x51 Part Number This field provides the part number of the device within the family. The value is encoded as follows (all other encodings are reserved): Value Description 0x51 LM3S2110 15:13 PINCOUNT RO 0x2 Package Pin Count This field specifies the number of pins on the device package. The value is encoded as follows (all other encodings are reserved): Value Description 0x2 100-pin package

Bit/Field	Name	Туре	Reset	Description
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	0x1	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 Industrial temperature range (-40°C to 85°C)
4:3	PKG	RO	0x1	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 LQFP package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified

Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Device Capabilities 0 (DC0) Base 0x400F.E000 Offset 0x008 Type RO, reset 0x003F.001F

| 31 | 30 | 29 | 28
 | 27
 | 26 | 25
 | 24
 | 23
 | 22
 | 21 | 20
 | 19 | 18 | 17
 | 16 |
|---------|--------------------------|---------------------------------------
--
--
--
---|--
--
---|---

---|---
---|---|--|
| | Î | 1 1 |
 |
 | | Ì
 | SRA
 | MSZ
 | Í
 | I | I
 | ı | Í | I
 | 1 |
| RO
0 | RO
0 | RO
0 | RO
0
 | RO
0
 | RO
0 | RO
0
 | RO
0
 | RO
0
 | RO
0
 | RO
1 | RO
1
 | RO
1 | RO
1 | RO
1
 | RO
1 |
| 15 | 14 | 13 | 12
 | 11
 | 10 | 9
 | 8
 | 7
 | 6
 | 5 | 4
 | 3 | 2 | 1
 | 0 |
| | 1 | 1 1 | 1
 | r r
 | | 1
 | FLAS
 | SHSZ
 | 1
 | 1 | 1
 | | 1 | 1
 | 1 |
| RO
0 | RO
0 | RO
0 | RO
0
 | RO
0
 | RO
0 | RO
0
 | RO
0
 | RO
0
 | RO
0
 | RO
0 | RO
1
 | RO
1 | RO
1 | RO
1
 | RO
1 |
| eld | | Name |
 | Туре
 | F | Reset
 | Descr
 | iption
 |
 | |
 | | |
 | |
| 6 | : | SRAMSZ | 2
 | RO
 | 0 | x003F
 | SRAM
 | 1 Size
 |
 | |
 | | |
 | |
| | | |
 |
 | |
 | Indica
 | tes the s
 | size of th
 | ne on-ch | ip SRAN
 | /I memo | ſy. |
 | |
| | | |
 |
 | |
 |
 |
 |
 | AM |
 | | |
 | |
|) | F | LASHSZ | Z
 | RO
 | 0: | x001F
 | Flash
 | Size
 |
 | |
 | | |
 | |
| | | |
 |
 | |
 | Indica
 | tes the s
 | size of th
 | ne on-ch | ip flash
 | memory | |
 | |
| | | |
 |
 | |
 | Value
 | Desc
 | cription
 | |
 | | |
 | |
| | | |
 |
 | |
 | 0x00 ²
 |
 |
 | sh |
 | | |
 | |
| • | RO
0
15
RO
0 | RO RO
0 0
15 14
RO RO
0 0 | RO RO RO RO 0 0 11 13 11 13 11 <td>RO RO RO RO RO RO O<!--</td--><td>RO RO RO RO RO RO 15 14 13 12 11 15 14 13 12 11 RO RO RO RO RO 0 0 0 0 0 eld Name Type 6 SRAMSZ RO</td><td>RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO RO<</td></td<></td></td<></td></td<></td></td<></td></td<></td></td<></td></td<></td></th<></td></th<></td></td> | RO RO RO RO RO RO O </td <td>RO RO RO RO RO RO 15 14 13 12 11 15 14 13 12 11 RO RO RO RO RO 0 0 0 0 0 eld Name Type 6 SRAMSZ RO</td> <td>RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO RO<</td></td<></td></td<></td></td<></td></td<></td></td<></td></td<></td></td<></td></th<></td></th<></td> | RO RO RO RO RO RO 15 14 13 12 11 15 14 13 12 11 RO RO RO RO RO 0 0 0 0 0 eld Name Type 6 SRAMSZ RO | RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO RO<</td></td<></td></td<></td></td<></td></td<></td></td<></td></td<></td></td<></td></th<></td></th<> | RO RO <th< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO RO<</td></td<></td></td<></td></td<></td></td<></td></td<></td></td<></td></td<></td></th<> | RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO RO<</td></td<></td></td<></td></td<></td></td<></td></td<></td></td<></td></td<> | RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO RO<</td></td<></td></td<></td></td<></td></td<></td></td<></td></td<> | RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO RO<</td></td<></td></td<></td></td<></td></td<></td></td<> | RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO RO<</td></td<></td></td<></td></td<></td></td<> | RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO RO<</td></td<></td></td<></td></td<> | RO RO <td< td=""><td>RO RO <td< td=""><td>RO RO RO<</td></td<></td></td<> | RO RO <td< td=""><td>RO RO RO<</td></td<> | RO RO< |

16

0

0

RO

Register 14: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: CANs, PWM, ADC, Watchdog timer, Hibernation module, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the RCGC0, SCGC0, and DCGC0 clock control registers and the SRCR0 software reset control register.

Base 0x400F.E000 Offset 0x010 Type RO, reset 0x0110.709F 25 23 22 21 20 19 17 31 30 29 28 27 26 24 18 reserved CAN0 reserved PWM reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 MPU PU WDT SWO SWD JTAG MINSYSDIV reserved reserved Туре RO 0 0 0 Reset 1 0 0 0 1 0 **Bit/Field** Description Name Туре Reset 31:25 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 24 CAN0 RO CAN Module 0 Present 1 When set, indicates that CAN unit 0 is present. RO 23:21 reserved 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 20 PWM RO 1 **PWM Module Present** When set, indicates that the PWM module is present. 19:16 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:12 MINSYSDIV RO 0x7 System Clock Divider Minimum 4-bit divider value for system clock. The reset value is hardware-dependent. See the RCC register for how to change the system clock divisor using the SYSDIV bit. Value Description Specifies a 25-MHz clock with a PLL divider of 8. 0x7

11:8

Device Capabilities 1 (DC1)

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

preserved across a read-modify-write operation.

RO

0

reserved

Bit/Field	Name	Туре	Reset	Description
7	MPU	RO	1	MPU Present
				When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the ARM Cortex-M3 Technical Reference Manual for details on the MPU.
6:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	PLL	RO	1	PLL Present
				When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT	RO	1	Watchdog Timer Present
				When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Register 15: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Device Base 0x4 Offset 0x0 Type RO,	00F.E000															
Type ite,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved	ľ		COMP2	COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1
,	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0				reserved				SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:2	27	r	eserved		RO		0	compa	atibility w	ith futu	ely on the re produe ad-modi	cts, the v	alue of	a reserve		
26	6	(COMP2		RO		1	Analo	g Compa	arator 2	Present					
					When set, indicates that analog comparator 2 is present.											
25	5	(COMP1		RO 1 Analog Comparator 1 Present											
								When	set, indi	cates th	nat analo	g compa	arator 1	is preser	nt.	
24	4	(COMP0		RO		1	Analo	g Compa	arator 0	Present					
								When	set, indi	cates th	nat analo	g compa	arator 0	is preser	nt.	
23:"	19	r	eserved		RO		0	compa	atibility w	ith futu	ely on the re produc ad-modi	cts, the v	alue of	a reserve		
18	3	٦	FIMER2		RO		1	Timer	2 Prese	nt						
								When	set, indi	cates th	nat Gene	ral-Purp	ose Tim	er modu	le 2 is pi	resent.
17	7	Ţ	TIMER1		RO		1	Timer	1 Prese	nt						
								When	set, indi	cates th	nat Gene	ral-Purp	ose Tim	er modu	le 1 is pi	resent.
16	6	٦	TIMER0		RO 1 Timer 0 Present											
								When	set, indi	cates th	nat Gene	ral-Purp	ose Tim	er modu	le 0 is pi	resent.
15:'	13	r	eserved		RO		0	compa	atibility w	ith futu	ely on the re produc ad-modi	cts, the v	alue of	a reserve	•	
12	2		I2C0		RO		1	I2C M	odule 0 l	Present	I					
			When set, indicates that I2C module 0 is present.													

Device Capabilities 2 (DC2)

Bit/Field	Name	Туре	Reset	Description
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	RO	1	SSI0 Present
				When set, indicates that SSI module 0 is present.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

Register 16: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018 Type RO, reset 0x0F00.B7C3

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		rese	rved	•	CCP3	CCP2	CCP1	CCP0				rese	rved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PWMFAULT	reserved	C2PLUS	C2MINUS	reserved	C1PLUS	C1MINUS	C00	COPLUS	COMINUS		rese	rved		PWM1	PWM0
Type Reset	RO 1	RO 0	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	28	r	reserved		RO		0	comp	atibility v	ild not re vith future oss a rea	e produc	cts, the v	alue of a	a reserv	•	
2	7		CCP3		RO		1	CCP3	Pin Pre	sent						
								When	set, ind	icates the	at Captu	ire/Com	pare/PW	/M pin 3	is prese	nt.
20	6		CCP2		RO		1	CCP2	Pin Pre	sent						
								When	set, ind	icates the	at Captu	ire/Com	pare/PW	/M pin 2	is prese	nt.
2	5		CCP1		RO		1	CCP1	Pin Pre	sent						
								When	set, ind	icates the	at Captu	ire/Com	pare/PW	/M pin 1	is prese	nt.
24	4		CCP0		RO		1	CCP0	Pin Pre	sent						
								When	set, ind	icates the	at Captu	ire/Com	pare/PW	/M pin 0	is prese	nt.
23:	16	r	reserved	l	RO		0	comp	atibility v	ild not re vith future oss a rea	e produc	cts, the v	alue of a	a reserv	•	
1	5	P٧	VMFAUI	T	RO		1	PWM	Fault Pi	n Presen	ıt					
								When	set, ind	icates the	at the P	WM Fau	lt pin is _l	present.		
14	4	r	reserved	l	RO		0	comp	atibility v	ild not re vith future oss a rea	e produc	cts, the v	alue of a	a reserv	•	
1;	3	(C2PLUS	i	RO		1	C2+ F	Pin Prese	ent						
								When	set, indi	cates tha	t the ana	alog com	parator	2 (+) inp	ut pin is p	present.
1:	2	С	2MINU	6	RO		1	C2- P	in Prese	nt						
								When	set, indi	cates tha	it the an	alog con	nparator	2 (-) inpi	ut pin is p	present.

Bit/Field	Name	Туре	Reset	Description
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	C1PLUS	RO	1	C1+ Pin Present
				When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	C1- Pin Present
				When set, indicates that the analog comparator 1 (-) input pin is present.
8	C0O	RO	1	C0o Pin Present
				When set, indicates that the analog comparator 0 output pin is present.
7	COPLUS	RO	1	C0+ Pin Present
				When set, indicates that the analog comparator 0 $(+)$ input pin is present.
6	COMINUS	RO	1	C0- Pin Present
				When set, indicates that the analog comparator 0 (-) input pin is present.
5:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PWM1	RO	1	PWM1 Pin Present
				When set, indicates that the PWM pin 1 is present.
0	PWM0	RO	1	PWM0 Pin Present
				When set, indicates that the PWM pin 0 is present.

Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Ethernet MAC and PHY, GPIOs, and CCP I/Os. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Offset 0x0 Type RO,		0000.00F	F													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l	l	•				•	rese	rved				1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l		•	rese	rved		'	'	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
Bit/Fi	eld		Name		Туре		Reset	Descr	iption							
31:	8	I	reserved		RO		0	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv		
7			GPIOH		RO		1	GPIO	Port H F	Present						
								When	set, indi	icates th	at GPIC	Port H	is prese	nt.	t.	
6			GPIOG		RO		1	GPIO	Port G F	Present						
								When	set, indi	icates th	at GPIC	Port G	is prese	nt.		
5			GPIOF		RO		1	GPIO	Port F F	Present						
								When	set, indi	icates th	at GPIC) Port F i	s preser	nt.		
4			GPIOE		RO		1	GPIO	Port E F	Present						
								When	set, indi	icates th	at GPIC	Port E	is presei	nt.		
3			GPIOD		RO		1	GPIO	Port D F	Present						
								When	set, indi	icates th	at GPIC	Port D	is prese	nt.		
2			GPIOC		RO		1	GPIO	Port C F	Present						
								When	set, indi	icates th	at GPIC	Port C	is prese	nt.		
1			GPIOB		RO		1	GPIO	Port B F	Present						
								When	set, indi	icates th	at GPIC	Port B	is presei	nt.		
0			GPIOA		RO		1	GPIO	Port A F	Present						
								When	set, indi	icates th	at GPIC	Port A	is presei	nt.		

Device Capabilities 4 (DC4) Base 0x400F.E000 Offset 0x01C Type RO, reset 0x0000.00FF

Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x2 Type R/W	100	0 x0000004	.0																			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16						
				reserved			•	CAN0		reserved		PWM		rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0						
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
					'	res	erved					•	WDT		reserved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0						
Bit/F	ield		Name		Туре		Reset	Descr	iption													
31:2	25	r	reserved		RO		0	compa	atibility		e produ	cts, the v	alue of	a reserv	. To provi ved bit sho							
24	1		CAN0		R/W		0	CANO	Clock	Gating Co	ontrol											
															the unit re I and disa							
23:2	21	r	reserved		RO		0	compa	atibility		e produ	cts, the v	alue of	a reserv	To provi ved bit sho							
20)		PWM		R/W		0	PWM	Clock (Bating Co	ntrol											
								receiv	es a clo ed. If th	ock and fu	inctions	. Otherw	ise, the	unit is u	If set, the inclocked unit gene	and						
19:	:4	r	reserved		RO		0	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv								
3			WDT		R/W		0	WDT	Clock G	Bating Cor	ntrol											
								receiv	es a clo ed. If th	ock and fu	Inctions	. Otherw	ise, the	unit is u	If set, the inclocked unit gene	and						

Run Mode Clock Gating Control Register 0 (RCGC0)

Bit/Field	Name	Туре	Reset	Description
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Base 0x400F.E000 Offset 0x110

+ 0.00000040

Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/W	/, reset 0	x0000004	40														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		'		reserved	'		•	CAN0		reserved		PWM		res	erved		
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1		T	rese	erved	1		т т		1	WDT		reserved		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре	I	Reset	Descr	iption								
							-										
31:	25		reserved	1	RO		0			uld not re with future							
								•		ross a rea	•	-					
								p1000	100 00			ly mile	oporatio				
24	4		CAN0		R/W		0	CAN0	Clock	Gating Co	ontrol						
								This b	it contro	ols the clo	ck gatir	na for CA	N unit 0	lf set	the unit re	ceives	
										unctions.							
23:	21		reserved	ł	RO		0			uld not re					•		
									-	with future	•				ed bit she		
								p1000	100 00			ly mile	oporatio				
20	C		PWM		R/W		0	PWM	Clock (Gating Co	ntrol						
								This b	it contr	ols the clo	ock gati	ng for th	e PWM r	module.	If set, the	e unit	
										ock and fu	•	•					
										ie unit is u	Inclock	ed, a rea	d or writ	e to the	unit gene	erates	
								a bus	fault.								
19	·4		reserved	4	RO		0	Softwa	are sho	uld not re	lv on th	e value o	of a rese	erved bit	To provi	de	
				-			-			with future							
								prese	ved ac	ross a rea	ıd-modi	fy-write	operatio	n.			
3			WDT		R/W		0	WDT	Clock G	Bating Cor	ntrol						
							-			Ũ					16 4 . 41		
										ols the clo ock and fu	•	•					
										ie unit is u			,				
								a bus				,			0.1		

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Bit/Field	Name	Туре	Reset	Description
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Base 0x400F.E000

Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

ffset 0x	00F.E00 120 /, reset (00004	0													
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					reserved				CAN0		reserved		PWM		res	erved	
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0
	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		1 1	r	re	served	1	1	· ·		1	WDT		reserved	
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
Bit/F	ield			Name		Туре		Reset	Descr	iption							
31::	25		r	eserve	d	RO	0 Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.										
24 CANO R/W 0 CANO CIO									Clock	Gating Co	ontrol						
											ols the clo unctions. (
23:	21		r	eserve	d	RO		0	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of a	a reserv	•	
20	D			PWM		R/W		0	PWM	Clock (Sating Co	ntrol					
									This bit controls the clock gating for the PWM module. If set, the receives a clock and functions. Otherwise, the unit is unclocked disabled. If the unit is unclocked, a read or write to the unit generative a bus fault.								and
19	:4		r	eserve	d	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
3	5			WDT		R/W		0	WDT	Clock C	Bating Cor	ntrol					
									receiv	es a clo ed. If th	ols the clo ock and fu e unit is u	inctions	. Otherw	ise, the	unit is ı	unclocke	and

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Bit/Field	Name	Туре	Reset	Description
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x Type R/W	104))x0000000	10		,	(,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	reserved			COMP2	COMP1	COMP0		1	reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0				reserved		•		SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descri	ption							
31:	27	r	reserved	l	RO		0	compa	atibility v	vith futu	ely on the re produc ad-modif	cts, the v	alue of	a reserve	•	
26	6		COMP2		R/W		0	Analog	g Comp	arator 2	Clock G	ating				
								receive	es a clo ed. If the	ck and f	ock gatin functions unclocke	Otherw	ise, the	unit is u	nclocked	d and
25	5		COMP1		R/W		0	Analog	g Comp	arator 1	Clock G	ating				
								receive	es a clo ed. If the	ck and f	ock gatin functions unclocke	Otherw	ise, the	unit is u	nclocked	d and
24	4		COMP0		R/W		0	Analog	g Comp	arator 0	Clock G	ating				
								receive	es a clo ed. If the	ck and f	ock gatin functions unclocke	Otherw	ise, the	unit is u	nclocked	d and
23:	19	r	reserved		RO		0	compa	atibility v	vith futu	ely on the re produc ad-modif	cts, the v	alue of	a reserve	•	

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000 Offset 0x114

Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x1 Type R/W	114 /, reset C)x0000000	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Resei																
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
T	- DO	reserved		I2C0		DO	PO	reserved	P 0	PO		SSI0		reserved	D 0	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
Bit/Fi	ield		Name		Туре	e F	Reset	Descri	ption							
31:2	27	re	eserved	I	RO		0	compa	atibility v	vith futu	ely on the re produc ad-modif	ts, the v	alue of	a reserve		
26	6	(COMP2		R/W		0	Analog	g Compa	arator 2	Clock Ga	ating				
								receiv	es a clo ed. If the	ck and f	ock gating functions. unclocked	Otherw	ise, the	unit is u	nclocke	d and
25	5	(COMP1		R/W		0	Analog	g Compa	arator 1	Clock Ga	ating				
								receiv	es a clo ed. If the	ck and f	ock gating functions. unclocked	Otherw	ise, the	unit is u	nclocke	d and
24	1	(COMP0		R/W		0	Analog	g Comp	arator 0	Clock Ga	ating				
								receiv	es a clo ed. If the	ck and f	ock gating functions. unclocked	Otherw	ise, the	unit is u	nclocke	d and
23:1	19	re	eserved	I	RO		0	compa	atibility v	vith futu	ely on the re produc ad-modif	ts, the v	alue of	a reserve	•	

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x4 Type R/W	124	0x0000000	0													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1	reserved			COMP2	COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0			•	reserved	· ·			SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	27	r	eserved		RO		0	compa	atibility w	rith futu	ely on the re produc ad-modif	ts, the v	alue of	a reserv		
26	6	(COMP2		R/W		0	Analo	g Compa	arator 2	Clock Ga	ating				
								receiv	es a cloo ed. If the	ck and f	ock gating functions. unclocked	Otherw	ise, the	unit is u	nclocke	d and
25	5	(COMP1		R/W		0	Analo	g Compa	arator 1	Clock Ga	ating				
								receiv	es a cloo ed. If the	ck and f	ock gating functions. unclocked	Otherw	ise, the	unit is u	nclocke	d and
24	4	(COMP0		R/W		0	Analo	g Compa	arator 0	Clock Ga	ating				
								receiv	es a cloo ed. If the	ck and f	ock gating functions. unclocked	Otherw	ise, the	unit is u	nclocke	d and
23:	19	r	eserved		RO		0	compa	atibility w	rith futu	ely on the re produc ad-modif	ts, the v	alue of	a reserv	•	

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x Type R/W	108		00			· ·	,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	1 1	Í	ĩ		Î	rese	rved	1			1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese					GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
10000	Ŭ	Ū	0	Ū	°,	Ū	Ū	Ū	Ŭ	Ū	Ū	Ū	Ŭ	Ŭ	Ŭ	Ū
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv		
7	,		GPIOH		R/W		0	Port ⊢	I Clock (Gating C	ontrol					
								clock	and fund	ls the clo ctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
6	i		GPIOG		R/W		0	Port G	G Clock	Gating C	ontrol					
								clock	and fund	ls the clo ctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
5	;		GPIOF		R/W		0	Port F	Clock C	Gating Co	ontrol					
								clock	and fund	ls the clo ctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
4	ļ		GPIOE		R/W		0	Port E	Clock (Gating C	ontrol					
								clock	and fund	ols the clo ctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If

Run Mode Clock Gating Control Register 2 (RCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000 Offset 0x118

Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/W		0000000	0															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
					 		1	rese	reserved									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				rese	rved				GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Fi	ield		Name		Туре		Reset	Description										
31:	8	r	eserved		RO	RO 0		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
7			GPIOH		R/W	R/W 0		Port H Clock Gating Control										
								This bit controls the clock gating for Port H. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.										
6			GPIOG		R/W		0	Port G Clock Gating Control										
								This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.										
5			GPIOF		R/W		0	Port F Clock Gating Control										
								clock	and fund	ls the clo ctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If		
4			GPIOE		R/W		0	Port E	Clock (Gating C	ontrol							
								clock	and fund	ls the clo ctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If		

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x7 Type R/W	128		00															
51	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1 1	Î	1			rese	rved					i i	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				rese					GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/F	ield		Name		Туре		Reset	Descr	iption									
31:	:8		reserved		RO		0 Software should not rely on the va compatibility with future products, t preserved across a read-modify-w						e value of a reserved bit should be					
7	,		GPIOH		R/W		0 Port H Clock Gating Control											
								clock	and fund	tions. O	therwise	e, the un	it is uncl	set, the ι ocked a will gene	nd disab	led. If		
6	6		GPIOG		R/W		0	Port G	G Clock (Gating C	ontrol							
								clock and functions. Otherwise					ting for Port G. If set, the unit receives a se, the unit is unclocked and disabled. If or writes to the unit will generate a bus fault.					
5	5		GPIOF		R/W		0	Port F	Clock C	Bating C	ontrol							
								clock	and fund	tions. O	therwise	e, the un	it is uncl	et, the u ocked a will gene	nd disab	led. If		
4	Ļ		GPIOE		R/W		0	Port E	Clock C	Sating C	ontrol							
								clock	and fund	tions. O	therwise	e, the un	it is uncl	et, the u ocked a will gene	nd disab	led. If		

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0) Base 0x400F.E000 Offset 0x040 Type R/W, reset 0x00000000

	,																	
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1	reserved			1	CAN0		reserved		PWM		res	erved			
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			•	•		rese	erved					•	WDT		reserved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0		
Reset	0	0	0	0	U	0	0	U	0	U	0	U	U	0	U	U		
Bit/Fi	ield		Name		Туре	F	Reset	Descr	intion									
Bitt	loid		Hamo		, jpc		10001	2000	ption									
31:2	25		reserved	I	RO		0	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv				
24	1		CAN0		R/W		0	CAN0	Reset	Control								
								Reset control for CAN unit 0.										
23:2	21		reserved	I	RO		0	compa	atibility	uld not re with future ross a rea	e produ	cts, the v	alue of	a reserv				
20)		PWM		R/W		0	PWM	Reset (Control								
								Reset control for PWM module.										
19:	:4		reserved	I	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
3			WDT		R/W		0	WDT	Reset (Control								
								Reset	control	for Watcl	hdog ur	nit.						
2:0	0	reserved			reserved			RO		0	Software should not rely on th compatibility with future produ preserved across a read-modi			cts, the v	e value of a reserved bit shou			

Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
			reserved			COMP2	COMP1	COMP0	I		reserved			TIMER2	TIMER1	TIMER0			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		reserved		12C0				reserved	I		•	SSI0		reserved		UART0			
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0			
Bit/Fi	ield		Name		Туре	F	Reset	Descri	Description										
31:2	27	r	eserved		RO		0	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
26	6	(COMP2		R/W		0	Analo	g Comp :	2 Reset	t Control								
								Reset	control f	or analo	og comp	arator 2.							
25	5	(COMP1		R/W		0	Analog Comp 1 Reset Control											
								Reset control for analog comparator 1.											
24	1	(COMP0		R/W		0	Analog	g Comp	0 Reset	t Control								
								Reset control for analog comparator 0.											
23:1	19	r	eserved		RO		0	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
18	3	1	TIMER2		R/W		0	Timer 2 Reset Control											
								Reset control for General-Purpose Timer module 2.											
17	7	٦	TIMER1		R/W		0	Timer 1 Reset Control											
								Reset	control f	or Gene	eral-Purp	ose Tim	er mod	ule 1.					
16	6	٦	TIMER0		R/W		0	Timer	0 Reset	Control	I								
								Reset	control f	or Gene	eral-Purp	ose Tim	er mod	ule 0.					
15:1	13	r	eserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
12	2		I2C0		R/W		0	12C0 F	Reset Co	ontrol									
								Reset control for I2C unit 0.											
11:	5	r	eserved		RO		0	compa	atibility w	ith futur		cts, the v	alue of	erved bit. a reserve on.					

Bit/Field	Name	Туре	Reset	Description
4	SSI0	R/W	0	SSI0 Reset Control
				Reset control for SSI unit 0.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Reset Control
				Reset control for UART unit 0.

Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register.

Software Reset Control 2 (SRCR2) Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000


	-																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			· ·					rese	rved					•	•			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				rese	erved				GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Nesei	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Fi	ield		Name		Туре		Reset	Descr	iption									
31:	8		reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be										
								compa	atibility v		e produo	cts, the v	value of	a reserv				
7			GPIOH		R/W		0	Port H Reset Control										
								Reset control for GPIO Port H.										
			00100		D 444													
6			GPIOG		R/W		0	Port G Reset Control Reset control for GPIO Port G.										
								Reset	control	for GPIC) Port G	-						
5			GPIOF		R/W		0	Port F	Reset	Control								
								Reset	control	for GPIC) Port F.							
4			GPIOE		R/W		0	Port F	Reset	Control								
			0.101				C C			for GPIC) Port F							
											PT OILE.							
3			GPIOD		R/W		0	Port D	Reset	Control								
								Reset	control	for GPIC) Port D.							
2			GPIOC		R/W		0	Port C Reset Control										
								Reset	control	for GPIC) Port C.							
1			GPIOB		R/W		0	Port F	Reset (Control								
'					10.00		Reset control for GPIO Port B.											
								Reset	control		Ροπ Β.							
0			GPIOA		R/W		0	Port A	Reset	Control								
								Reset	control	for GPIC) Port A.							

7 Internal Memory

The LM3S2110 microcontroller comes with 16 KB of bit-banded SRAM and 64 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

7.1 Block Diagram

Figure 7-1. Flash Block Diagram



7.2 Functional Description

This section describes the functionality of both the flash and SRAM memories.

7.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.*

7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 463 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in one pair of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 7-1 on page 112.

FMPPEn	FMPREn	Protection
0		Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0		Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

Table 7-1. Flash Protection Policy Combinations

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 113.

7.3 Flash Memory Initialization and Configuration

7.3.1 Flash Programming

The Stellaris[®] devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

7.3.1.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the FMA register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

7.3.1.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the **ERASE** bit is cleared.

7.3.1.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the FMC register until the MERASE bit is cleared.

7.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the flash memory itself. These registers exist in a separate space from the main flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated by using the COMT bit in the **FMC** register to activate a write operation. For the **USER_DBG** register, the data to be written must be loaded into the **FMD** register before it is "committed". All other registers are R/W and can have their operation tried before committing them to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by the user and there is no mechanism for the user to erase them back to a 1 value.

In addition, the **USER_REG0**, **USER_REG1**, and **USER_DBG** use bit 31 (NW) of their respective registers to indicate that they are available for user write. These three registers can only be written once whereas the flash protection registers may be written multiple times. Table 7-2 on page 113 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the COMT bit of the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPRE2	0x0000.0004	FMPRE2
FMPRE3	0x0000.0008	FMPRE3
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
FMPPE2	0x0000.0005	FMPPE2
FMPPE3	0x0000.0007	FMPPE3
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_DBG	0x7510.0000	FMD

Table 7-2. Flash Resident Registers^a

a. Which FMPREn and FMPPEn registers are available depend on the flash size of your particular Stellaris® device.

7.4 Register Map

Table 7-3 on page 113 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER_DBG**, and **USER_REGn** registers are relative to the System Control base address of 0x400F.E000.

Table	7-3.	Flash	Register	Мар
-------	------	-------	----------	-----

Offset	Name	Туре	Reset	Description	See page
Flash Cor	ntrol Offset				
0x000	0x000 FMA		0x0000.0000	Flash Memory Address	115

Offset	Name	Туре	Reset	Description	See page
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	116
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	117
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	119
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	120
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	121
System C	control Offset				
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	123
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	123
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	124
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	124
0x140	USECRL	R/W	0x16	USec Reload	122
0x1D0	USER_DBG	R/W	0xFFFF.FFFE	User Debug	125
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	126
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	127
0x204	FMPRE1	R/W	0x0000.0000	Flash Memory Protection Read Enable 1	128
0x208	FMPRE2	R/W	0x0000.0000	Flash Memory Protection Read Enable 2	129
0x20C	FMPRE3	R/W	0x0000.0000	Flash Memory Protection Read Enable 3	130
0x404	FMPPE1	R/W	0x0000.0000	Flash Memory Protection Program Enable 1	131
0x408	FMPPE2	R/W	0x0000.0000	Flash Memory Protection Program Enable 2	132
0x40C	FMPPE3	R/W	0x0000.0000	Flash Memory Protection Program Enable 3	133

7.5 Flash Register Descriptions (Flash Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Type R/W	/, reset (0x0000	0.0000														
	31	30)	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r r 1	r		T	rese	rved		r				T	·
Туре	RO	R)	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	1	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	r			r		T	OFF	SET	ſ	1				T	·
Туре	R/W	R/\	N	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		N	lame		Туре	I	Reset	Descr	iption							
31:	31:16		res	served		RO		0x0	compa	atibility w	ith futu/	e produ	e value o cts, the v ify-write o	alue of a	a reserv	•	
15	:0		OF	FSET		R/W		0x0	Addre	ss Offse	t						
													operatior volatile F	•		•	

113 for details on values for this field).

Flash Memory Address (FMA)

Base 0x400F.D000 Offset 0x000 Type R/W, reset 0x0000.0000

November 29, 2007

Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flash N	Flash Memory Data (FMD)															
Offset 0x	Base 0x400F.D000 Dffset 0x004 ype R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	r	1			T	DA	TA					I	I	· _]
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	I	1			1	DA	TA					I	I	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	DAA	R/W						
									R/W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0															
Reset Bit/F						0			0							
	ield		0		0	0	0	0	0 iption							

November 29, 2007

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 115). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 116) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flash M Base 0x4 Offset 0x0 Type R/W	00F.D00	00	ol (FMC))												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		і і		1	I WR	I KEY		r 1			1 1		
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1. J.				res	erved						СОМТ	MERASE	ERASE	WRITE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	ription							
31:	16		WRKEY		WO		0x0	Flash	Write Ke	ey						
	B1:16 WRKEY WO 0x0 Flash Write Key This field contains a write key, which is used to minimize the incide of accidental flash writes. The value 0xA442 must be written into t field for a write to occur. Writes to the FMC register without this WR value are ignored. A read of this field returns the value 0.											to this				
15	:4		reserved		RO		0x0	comp		ith futur/	e produc	cts, the v	alue of	erved bit. a reserve on.	•	
3			COMT		R/W		0	Comn	nit Regis	ter Valu	е					
									nit (write ect on th				volatile	storage.	A write	of 0 has
								previc	-	nit acce	ss is con	nplete, a	a 0 is re	ss is prov turned; o d.		
								This c	an take	up to 50	μs.					
2			MERASE	E	R/W		0	Mass	Erase F	lash Me	mory					
									bit is set of 0 has	-		,		device is	all eras	ed. A
								previc	ous mass	s erase a	access is	s comple	ete, a 0	iccess is is returne ete, a 1 is	d; othe	wise, if
								This c	an take	up to 25	0 ms.					

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 up

This can take up to 50 µs.

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		і і		1	rese	rved	1 1		1 1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							rese	erved						•	PRIS	ARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					_			_								
Bit/Fi	eld		Name		Туре		Reset	Descr	iption							
31:	2		reserved		RO		0x00	compa	atibility v	uld not re vith future oss a rea	e produ	cts, the v	alue of	a reserv		
1			PRIS		RO		0	Progra	amming	Raw Inte	errupt S	tatus				
								progra not co	amming mpletec ated thro	tes the c cycle cou l. Progra ough the	mpleted mming	; if cleare cycles ar	ed, the p re either	orogram write or	ming cyo erase a	cle has ctions
0			ARIS		RO		0	Acces	s Raw I	nterrupt	Status					
								tried to Prote Progr	o access ction Ro am Ena	es if the f the flash ead Enal ble (FMI access th	i counte ble (FM PPEn) r	r to the po PREn) a registers.	olicy as Ind Flas	set in the h Memo	Flash Nory Prot	lemory ection

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM) Base 0x400F.D000 Offset 0x010 Type R/W, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1 1 1		1	rese	ved	i i		1			I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	ì		1 1 1		res	erved		1		ì	l l		PMASK	AMASK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31			Name reserved		Type RO		Reset 0x00		are shou			ne value o				
1			PMASK		R/W		0			oss a rea Interrup		ify-write o	operatior	۱.		
								This bit controls the reporting of the programming raw interrupt sta to the controller. If set, a programming-generated interrupt is prom to the controller. Otherwise, interrupts are recorded but suppressed the controller.								omoted
0			AMASK		R/W		0	Acces	s Interru	upt Mask						
								contro	ller. If se ller. Oth	et, an ac	cess-ge	of the ac enerated ts are rec	interrupt	is prom	noted to	the

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

RO

RO

RO

RO

PMISC RO

AMISC

Flash Controller Masked Interrupt Status and Clear (FCMISC) Base 0x400F.D000 Offset 0x014 Type R/W1C, reset 0x0000.0000 reserved Туре RO Reset reserved

Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	
Bit/Fi	eld		Name		Туре		Reset	Descr	iption								
31:	2	I	reserved		RO		0x00	compa		vith futur	e produ	cts, the v	alue of	a reserv	t. To prov ved bit sh		
1			PMISC		R/W1C		0	Progra	amming	Masked	I Interrup	ot Status	and Cle	ear			
								progra by wri	amming	cycle co The PRI	mpleted	and wa	s not ma I S registe	sked. T	ecause a This bit is page 119	cleared	
0			AMISC		R/W1C		0	Acces	s Maske	ed Interr	upt Stati	us and C	lear				
								acces a 1. T	s was at	tempted	and was	not mas	sked. Th	is bit is o	ause an ir cleared by when the	y writing	

7.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

USec Reload (USECRL)

Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USec P	Reioau	(0350	RL)													
Base 0x4 Offset 0x Type R/W	140															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved	1		I	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•	rese	rved		•	•			1	US	EC	1	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
5					-			-								
Bit/F	ield		Name		Туре		Reset	Descr	ription							
31	:8		reserved	1	RO		0x00	comp	atibility v	uld not re vith futur oss a rea	e produ	cts, the	value of	a reserv		
7:	0		USEC		R/W		0x18	Micro	second l	Reload V	/alue					
									1 of the ammed.	controlle	er clock	when the	e flash is	s being e	erased o	r
									should b gramme	e set to (ed.	0x18 (24	· MHz) w	henever	the flash	n is being	erased

Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.D000 Offset 0x130 and 0x200 Type R/W, reset 0xFFFF.FFFF



Value Description

0xFFFFFFF Enables 64 KB of flash.

Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.D000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFFF



Value Description

0xFFFFFFF Enables 64 KB of flash.

Register 10: User Debug (USER_DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

User D Base 0x4 Offset 0x Type R/W	00F.E000	0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		1	1	r r		<u>і і</u>		DATA			1	1		1	
Туре	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1						
Reset	1	1	I	I	I	I	I	I	I	I	1	I	I	1	I	I
i	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•				DAT	A	· ·		•	•		•	DBG1	DBG0
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0						
Reset	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
3.	1		NW		R/W		1	User	Debug N	ot Writte	en					
									fies that			d has no	t been w	ritten.		
30	:2		DATA		R/W	0x1F	FFFFFF	User	Data							
									ains the u be writter		a value.	This field	d is initia	lized to	all 1s ar	id can
1			DBG1		R/W		1	Debu	g Contro	1						
									BG1 bit r		1 and D	BG0 mus	st be 0 fo	or debug	to be av	/ailable.
0)		DBG0		R/W		0	Debu	g Contro	0						
								The D	BG1 bit r	nust be	1 and D	BG0 mus	st be 0 fo	or debug	to be av	vailable.

Register 11: User Register 0 (USER_REG0), offset 0x1E0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 0 (USER_REG0)

Base 0x400F.E000 Offset 0x1E0

Type R/W, reset 0xFFFF.FFFF

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,		• •													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW				· · ·		1 1		DATA		1	1		1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1				1 1	DA	I ATA		1	1	1	I	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W 1	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31	1		NW		R/W		1	Not W	Vritten							
								Speci	fies that	this 32-l	bit dword	d has no	t been w	ritten.		
30:	0		DATA		R/W	0x7F	FFFFFF	User	Data							
									ains the u be writter		a value.	This field	d is initia	lized to	all 1s ar	ıd can

Register 12: User Register 1 (USER_REG1), offset 0x1E4

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 1 (USER_REG1)

Base 0x400F.E000 Offset 0x1E4

Type R/W, reset 0xFFFF.FFFF

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,		• •													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW				· · ·		1 1		DATA		1	1		1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				1 1	DA	I ATA		1	1	1	I	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W 1	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31	1		NW		R/W		1	Not W	Vritten							
								Speci	fies that	this 32-l	bit dword	d has no	t been w	ritten.		
30:	0		DATA		R/W	0x7F	FFFFFF	User	Data							
									ains the u be writter		a value.	This field	d is initia	lized to	all 1s ar	ıd can

Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x4 Type R/W	204		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1	г т 1			READ_I	ENABLE					1	1	·
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	ſ	1			г т -	READ_I	ENABLE					I	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:0	REA	D_ENA	BLE	R/W	0x0	0000000	Flash	Read Er	nable						
									es 2-KB ned as s						•	

Flash Memory Protection Read Enable 1 (FMPRE1) Base 0x400F.E000

Value Description

0x00000000 Enables 64 KB of flash.

Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x4 Type R/W	208		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1	1	г <u>г</u>		1 1	READ_	I I ENABLE			1		r	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	1	г т 1		т т	READ_	I I ENABLE	1	Γ	I		I	I	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:0	REA	D_ENA	BLE	R/W	0x0	0000000	Flash	Read Er	nable						
									es 2-KB ined as s						•	

Value

Description 0x0000000 Enables 64 KB of flash.

Flash Memory Protection Read Enable 2 (FMPRE2) Base 0x400F.E000

November 29, 2007

Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x4 Type R/W	20C		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1	г т		1 1	READ_I	ENABLE			1		1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	1	 			READ_I	ENABLE	I	I			I	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:0	REA	D_ENA	BLE	R/W	0x0	0000000	Flash	Read Er	nable						
									es 2-KB ined as s						•	

Flash Memory Protection Read Enable 3 (FMPRE3) Base 0x400F.E000

Value Description

0x00000000 Enables 64 KB of flash.

Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1) Base 0x400F.E000 Offset 0x404 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1	r r I		г г	PROG_	I I ENABLE		1	1	r 1	r	1	1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0									
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
		1		1	г г 1		1 I	PROG_	I I ENABLE			1	ı 1	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W									
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption								
31:	0	PRO	G_ENA	BLE	R/W	0x0	0000000	Flash	Program	nming E	nable						
									gures 2-ł ined as s								

Value Description

0x0000000 Enables 64 KB of flash.

Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2) Base 0x400F.E000 Offset 0x408

Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	I	1	і і		I I	PROG_	ENABLE			1			1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	I	г <u>г</u>		r r	PROG_	ENABLE			1			1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:		Neme		Tura		7	Decer								
Bit/F	leia		Name		Туре	ł	Reset	Descr	iption							
31:	:0	PRC	G_ENA	BLE	R/W	0x0	0000000	Flash	Program	nming E	nable					
									gures 2-ł ined as s							

Value Description

0x00000000 Enables 64 KB of flash.

Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3) Base 0x400F.E000 Offset 0x40C Type R/W, reset 0x0000.0000

21	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	ı ı ı		1 1	PROG_	I I ENABLE		I	1	1 1	I	1	·
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	г г 1			PROG_	ENABLE			1	1	1	1	·]
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					-	_		_								
Bit/F	ield		Name		Туре	ŀ	Reset	Descr	ription							
31	:0	PRC	G_ENA	BLE	R/W	0x0	0000000	Flash	Program	nming E	nable					
									gures 2-ł ined as s							

Value Description

0x0000000 Enables 64 KB of flash.

8 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, and Port H). The GPIO module is FiRM-compliant and supports 11-40 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:


- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

8.1 Functional Description

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-1 on page 135). The LM3S2110 microcontroller contains eight ports and thus eight of these physical GPIO blocks.





8.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

8.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 142) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


8.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 141) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-2 on page 136, where u is data unchanged by the write.

Figure 8-2. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-3 on page 136.

Figure 8-3. GPIODATA Read Example



8.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 143)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 144)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 145)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 146).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 147 and page 148). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the GPIO Interrupt Clear (GPIOICR) register (see page 149).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

8.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 150), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

8.1.4 Commit Control

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 150) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 160) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 161) have been set to 1.

8.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers.

8.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

8.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0. Table 8-1 on page 137 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 on page 138 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	ister Bit Va	lue ^a							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	X	X	X	Х	X	X
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Open Drain Input/Output (I ² C)	1	X	1	1	X	X	?	?	?	?

Table 8-1. GPIO Pad Configuration Examples

Configuration													
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR			
Digital Input (Timer CCP)	1	X	0	1	?	?	Х	X	X	X			
Digital Output (PWM)	1	Х	0	1	?	?	?	?	?	?			
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?			
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?			
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?			
Analog Input (Comparator)	0	0	0	0	0	0	Х	X	X	X			
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?			

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 8-2. GPIO Interrupt Configuration Example

Register		Pin 2 Bit Va	lue ^a						
	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	X	X	X	X	X	0	X	Х
GPIOIBE	0=single edge 1=both edges	X	X	X	Х	Х	0	Х	X
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		x	x	X	X	1	X	X
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

8.3 Register Map

Table 8-3 on page 139 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000

- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- GPIO Port F: 0x4002.5000
- GPIO Port G: 0x4002.6000
- GPIO Port H: 0x4002.7000

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of **GPIOCR** for Port C is 0x0000.00F0.

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	141
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	142
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	143
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	144
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	145
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	146
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	147
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	148
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	149
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	150
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	152
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	153

Table 8-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	154
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	155
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	156
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	157
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	158
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	159
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	160
0x524	GPIOCR	-	-	GPIO Commit	161
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	163
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	164
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	165
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	166
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	167
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	168
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	169
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	170
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	171
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	172
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	173
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	174

8.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 142).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x000

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1			1		1	rese	reserved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		i	1 1	rese	rved		1	i				DA	TA	Ì	Ì			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/Fi	ield		Name				Reset	Descr	iption									
31:	31:8 n			reserved RO			0x00	Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserve preserved across a read-modify-write operation.						•				
7:0	D		DATA		R/W		0x00 GPIO Data This register is virtually mapped to 256 locations							aa in tha	oddrood			

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines *ipaddr*[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by *ipaddr*[9:2] and are configured as outputs. See "Data Register Operation" on page 135 for examples of reads and writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x400 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Ì	1	rese	rved			I				D	R	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	R/W	0x00	GPIO Data Direction

The DIR values are defined as follows:


Value Description

- 0 Pins are inputs.
- 1 Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)



31:8

7:0

reserved

IS

RO

R/W

0x00

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	I	1	1		1	1	l Invod		1	1	1	Î		I 1
							lese	Iveu							
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	1	l rese	rved			1			1	1	I S	1	1	
			1000	I								ĩ			
RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ield		Name		Туре	F	Reset	Descr	iption							
i	RO 0 15 RO 0	RO RO 0 0 15 14 RO RO 0 0	RO RO RO 0 0 0 15 14 13 RO RO 0 0 0	RO RO RO RO RO RO O </td <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO 15 14 13 12 11 10 9 8 7 6 reserved RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO R/W 0 0 0 0 0 0 0 0</td> <td>RO RO <th< td=""><td>RO RO <</td><td>RO RO <</td><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<></td>	RO RO<	RO RO<	RO RO<	RO RO<	RO RO<	RO 15 14 13 12 11 10 9 8 7 6 reserved RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO R/W 0 0 0 0 0 0 0 0	RO RO <th< td=""><td>RO RO <</td><td>RO RO <</td><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<>	RO <	RO <	RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<>	RO RO <th< td=""></th<>

0x00	Software should not rely on the value of a reserved bit. To provide
	compatibility with future products, the value of a reserved bit should be
	preserved across a read-modify-write operation.

GPIO Interrupt Sense

The IS values are defined as follows:

Value Description

0 Edge on corresponding pin is detected (edge-sensitive).

1 Level on corresponding pin is detected (level-sensitive).

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 143) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 145). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x408 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · ·		ı	rese	reserved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	ı.	1	rese	rved	-	1	1		· · · ·		I		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield	Name			Type Reset			Descr	iption							
31:	8	reserved			RO 0x00		compa	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.								
7:0	C	IBE			R/W 0		0x00		GPIO Interrupt Both Edges							
The IBE values are defined as follows:																

Value Description

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 145).
- 1 Both edges on the corresponding pin trigger an interrupt.
 - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 143). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x40C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
reser	-			-						-						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 1	
				rese	rved							IE	EV.			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:0	0		IEV		R/W		0x00	GPIO	Interrup	t Event						
								The I	ev value	es are de	efined as	s follows	:			

Value Description

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0x4 Type R/M	rt B base rt C base rt D base rt E base rt F base rt G base rt H base 410	e: 0x4000 e: 0x4000 e: 0x4000 e: 0x4002 e: 0x4002 e: 0x4002 e: 0x4002 e: 0x4002	.5000 .6000 .7000 .4000 .5000 2.6000 2.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	і і і		r	rese	rved	1		1	1	r i		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		1	1	I IN	I NE I	I I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved	1	RO		0x00	compa	atibility v	vith futu	e produ	cts, the			•	vide nould be

GPIO Interrupt Mask Enable

The IME values are defined as follows:

Value Description

- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

7:0

IME

R/W

0x00

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 146). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x414 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	erved		•	•	1	•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1				1	R	I IS I	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv		vide nould be
7:	0		RIS		RO		0x00	GPIO	Interrup	t Raw S	tatus					
									cts the st	tatus of	interrupt	trigger o	conditior	n detecti	on on pi	ns (raw,

prior to masking).

Value Description

0

1

The RIS values are defined as follows:

Corresponding pin interrupt requirements not met.

Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x418 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					•	rese	rved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0
[10	1	1 1		rved		· · ·	r –				M		-	1	
Turna	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	0	0	0	0	0	0	0 RU	0	0	к0 0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
					.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,											
31:	:8		reserved		RO		0x00	compa	atibility w	/ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:0	0		MIS		RO		0x00	GPIO	Masked	Interrup	ot Status					
								Maske	ed value	of interr	upt due	to corres	spondin	g pin.		

The MIS values are defined as follows:

Value Description


0 Corresponding GPIO line interrupt not active.

1 Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The GPIOICR register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I		, , ,		1 1	rese	rved			1		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1 1				I	1	I C I	I		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C
Resei	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	31:8 reserved RO 0x00 Software should not rely on the va compatibility with future products, t preserved across a read-modify-w										cts, the v	alue of	a reserv	•		
7:	0		IC		W1C		0x00	GPIO Interrupt Clear								

The IC values are defined as follows:

Value Description

- 0 Corresponding interrupt is unaffected.
- Corresponding interrupt is cleared. 1

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.


The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 150) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 160) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 161) have been set to 1.


Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)





Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				The AFSEL values are defined as follows:
				Value Description
				0 Software control of corresponding GPIO line (GPIO mode).
				 Hardware control of corresponding GPIO line (alternate hardware function).
				Note: The default reset value for the GPIOAFSEL , GPIOPUR , and GPIODEN registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value

for Port C is 0x0000.000F.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x500 Type R/W, reset 0x000.00FF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•			, , ,		1	rese	erved			•		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•					DR	V2	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	comp		vith futur	e produ	cts, the v	alue of	erved bit a reserv n.	•	
7:0	0		DRV2		R/W		0xFF	Outpu	it Pad 2-	mA Driv	e Enable	е				
								A writ	e of 1 to	either G		4[n] or G	PIODR	8[n] clea	ars the	

A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x504 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•						rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0
[10	1			rved	10	·	· · · ·				DR		1	1	_ ا
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	intion							
Bitt			Hamo		.,po		10001	2000	iption							
31:	:8	I	reserved		RO		0x00	compa		vith futur	e produ	cts, the v	alue of	erved bit a reserv n.	•	
7:0	0		DRV4		R/W		0x00	Outpu	it Pad 4-	mA Driv	e Enable	е				
								A writ	e of 1 to	either G	PIODR	2[n] or G	PIODR	8[n] clea	ars the	

A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x508 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•			· ·		1	rese	erved			1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[10	1	1 1		rved	10		1					1 2V8	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	comp		vith futur	e produ	cts, the v	alue of	erved bit a reserv n.	•	
7:(7:0 DRV8				R/W		0x00	•	it Pad 8- e of 1 to				PIODR	4[n] clea	ars the	

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 159). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the I²C module, the **GPIO Alternate Function Select (GPIOAFSEL)** register bit for PB2 and PB3 should be set to 1 (see examples in "Initialization and Configuration" on page 137).

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000
GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
GPIO Port F base: 0x4002.5000
GPIO Port G base: 0x4002.6000
GPIO Port H base: 0x4002.7000
Offset 0x50C
T

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	erved	I	l	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
Reset		U	0		0		0	0	U	0	0	U	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved					1		0	DE	•	•	1
Туре	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:8 reserved RO 0x00 S								comp	atibility v	vith futur	e produ	cts, the v		a reserv	. To prov ed bit sh	
7:0	0		ODE		R/W		0x00	Outpu	it Pad O		in Enabl					

The ODE values are defined as follows:

Value Description

- 0 Open drain configuration is disabled.
- 1 Open drain configuration is enabled.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 157).

GPIO Pull-Up Select (GPIOPUR)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0x! Type R/M	rt B base rt C base rt D base rt E base rt F base rt G base rt H base 510	: 0x4000. : 0x4000. : 0x4000. : 0x4002. : 0x4002. : 0x4002.	5000 6000 7000 4000 5000 .6000	,												
	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved															
		1	ì		r î		1	rese	rved			1	1	î	1	Î
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	'				PL	I JE I	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv		
7:0	0		PUE		R/W		-	Pad V	Veak Pul	I-Up En	able					
									e of 1 to es. The o					•		

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 156).

GPIO Pull-Down Select (GPIOPDR)


GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0x! Type R/W	rt B base rt C base rt D base rt E base rt F base rt G base rt H base 514	: 0x4000. : 0x4000. : 0x4002. : 0x4002. : 0x4002. : 0x4002. : 0x4002.	5000 6000 7000 4000 5000 .6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	г <u>г</u>		1	rese	rved	1		-		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved		•			1		PI	DE	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	D // //	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	<u>^</u>		•	0	0				R/W							0
Reset	0	0	0	0	0	0	0	0	R/W 0	R/W 0	0	0	0	0	0	0
				0			0	0	0							0
Reset Bit/F			0 Name	0	0 Type				0							0
	ield	0					0	0 Descri Softwa compa	0 iption are shou atibility v	0 Ild not re	0 Iy on the e produce	0 e value o cts, the v	0 of a rese value of	0 erved bit a reserv	0 . To prov	
Bit/F	ield :8	0	Name		Туре		0 Reset	0 Descri Softwa compa preser	0 iption are shou atibility v ved acr	0 uld not re vith futur	0 ely on the e produc ad-modi	0 e value o cts, the v	0 of a rese value of	0 erved bit a reserv	0 . To prov	vide

write.

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The GPIOSLR register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the GPIO 8-mA Drive Select (GPIODR8R) register (see page 154).

GPIO Slew Rate Control Select (GPIOSLR)



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved							SF	RL			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	SRL	R/W	0x00	Slew Rate Limit Enable (8-mA drive only)

The SRL values are defined as follows:

Value Description

- 0 Slew rate control disabled.
- Slew rate control enabled. 1

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x51C Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		<u> </u>	1 1				1	rese	rved				1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	1			r	DE	ĒN	1	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8		reserved		RO	I	0x00	compa	atibility w	vith futur	e produ		alue of	erved bit. a reserv n.	•	
7:(0		DEN		R/W		-	Ũ	l Enable En value		efined as	s follows	:			

Value Description


- 0 Digital functions disabled.
- 1 Digital functions enabled.
 - Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 161). Writing 0x1ACCE551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x00000000.

GPIO Lock (GPIOLOCK)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x520 Type R/W, reset 0x000.0001



A write of the value 0x1ACCE551 unlocks the **GPIO Commit (GPIOCR)** register for write access. A write of any other value reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description

0x0000.0001 locked

0x0000.0000 unlocked

Register 20: GPIO Commit (GPIOCR), offset 0x524

The **GPIOCR** register is the commit register. The value of the **GPIOCR** register determines which bits of the **GPIOAFSEL** register will be committed when a write to the **GPIOAFSEL** register is performed. If a bit in the **GPIOCR** register is a zero, the data being written to the corresponding bit in the **GPIOAFSEL** register will not be committed and will retain its previous value. If a bit in the **GPIOCR** register is a one, the data being written to the corresponding bit of the **GPIOAFSEL** register will be committed to the register and will reflect the new value.


The contents of the **GPIOCR** register can only be modified if the **GPIOLOCK** register is unlocked. Writes to the GPIOCR register will be ignored if the **GPIOLOCK** register is locked.

Important: This register is designed to prevent accidental programming of the **GPIOAFSEL** registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and **GPIOAFSEL** registers.

Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL** register bits of these other pins.

GPIO Commit (GPIOCR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port F base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x524



Bit/Field	Name	Туре	Reset	Description
7:0	CR	-	-	GPIO Commit
				On a bit-wise basis, any bit set allows the corresponding GPIOAFSEL bit to be set to its alternate function.
				Note: The default register type for the GPIOCR register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the GPIOCR register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.
				The default reset value for the GPIOCR register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of GPIOCR for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00FO.

Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xP Type RO,	t B base: t C base: t D base: t E base: t F base: t G base: t H base: FD0	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		г г 1		1	rese	rved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		•	1				PI	I D4 I		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv		
7:0)		PID4		RO		0x00	GPIO	Periphe	ral ID Re	egister[7	:0]				

Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xf Type RO,	rt B base: rt C base: rt D base: rt E base: rt F base: rt G base: rt H base: FD4	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000	·												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ				· · · · ·		1	rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•			rese	rved		1	1				PI	D5	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8	r	reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produc	cts, the v	alue of	a reserv	•	
7:0	0		PID5		RO		0x00	GPIO	Periphe	ral ID Re	egister[1	5:8]				

Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xF Type RO,	t B base: t C base: t D base: t E base: t F base: t G base t H base: =D8	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000	·												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	rese	rved					1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	•				PI	D6	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produc	cts, the v	alue of	a reserv	•	
7:0	C		PID6		RO		0x00	GPIO	Periphe	ral ID Re	egister[2	3:16]				

Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por Offset 0xR Type RO,	rt B base: rt C base rt D base rt E base: rt F base: rt G base rt H base FDC	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1 1		r r		1	rese	rved				r I	Ì	i	Î
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l		rese	rved		1	1				PI	I D7 I	1	I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	vith futur	e produc	cts, the v	alue of	a reserv	•	
7:0	0		PID7		RO		0x00	GPIO	Periphe	ral ID Re	egister[3	1:24]				

Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO PO GPIO PO GPIO PO GPIO PO GPIO PO GPIO PO GPIO PO Offset 0x Type RO	rt B base: rt C base: rt D base: rt E base: rt F base: rt G base rt H base: FE0	: 0x4000. : 0x4000. : 0x4000. : 0x4002. : 0x4002. : 0x4002. : 0x4002. : 0x4002.	5000 6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					r r		1	rese	rved				1		1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	U	U	0	0	0	0	0	0	U	U	0	0	U	U	U	U
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PI	D0	•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8	I	reserved		RO		0x00				ely on the					/ide nould be
								•	,		ad-modi	-		n.		
7:	0		PID0		RO		0x61	preser	ved acr	oss a re	•	fy-write o		n.		
7:	0		PID0		RO		0x61	preser GPIO	ved acr Periphe	oss a re ral ID R	ad-modi	fy-write o :0]	operatio		is periph	neral.

Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol Offset 0xl Type RO,	rt B base: rt C base rt D base rt E base: rt F base: rt G base rt H base FE4	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•		· · · ·		'	rese	rved					•		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		Î				l	PI	1 D1 I	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset						-		-	-	-	-					0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F		0	0 Name	0	о Туре		0 Reset	0 Descr		0	0	0	0	0	0	0
	ield			0		-		Descr Softw comp	iption are shou atibility v	ıld not re vith futur	ely on th	e value	of a rese value of	erved bit a reserv	. To prov	
Bit/F	ield :8		Name	0	Туре		Reset	Descr Softw comp prese	iption are shou atibility v	ild not re vith futur oss a re	ely on th re produ ad-mod	e value cts, the ify-write	of a rese value of	erved bit a reserv	. To prov	vide

Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po Offset 0x Type RO	rt B base rt C base rt D base rt E base rt F base rt G base rt H base FE8	0x4000. 0x4000 0x4000 0x4002. 0x4002. 0x4002. 0x4002 0x4002	5000 6000 7000 4000 5000 .6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Ì	Ì	1 1 1		ì	rese	rved		1	ì	1	î	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	erved		•				I	PI	I D2 I	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	50		DO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	RO 0	RO 0	RO 0	0	1	1	0	0	0
Reset Bit/F		0			0	0	0	0	0				1	0	0	0
	ield		0	0		0		0 Descr Softwa compa	o iption are shou	0 Ild not re vith futur	0 ely on the re produc	1 e value o cts, the v	of a rese value of	erved bit	. To prov	

Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol Offset 0x	rt A base: rt B base: rt C base rt D base rt E base: rt F base: rt G base rt H base FEC , reset 0x	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·		1	rese	rved	1	1	1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1 1					1	1	1	1		1	
		-		rese	erved		•			1	•	P	D3	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		1	RO 0	RO 0	RO 1
	0			RO	RO				0			RO	RO			
Reset	o Tield	0	0	RO 0	RO 0		0	0 Descr Softwa compa	0 iption are shou atibility v	0 uld not re vith futur	0 ely on th	RO 0 e value cts, the	RO	0 erved bit a reserv	o . To prov	1 vide
Reset Bit/F	o Field :8	0	⁰ Name	RO 0	RO 0 Type		0 Reset	0 Descr Softw comp prese	0 iption are shou atibility v rved acr	0 uld not re vith futur oss a re	0 ely on th	RO 0 e value cts, the y fy-write	RO 0 of a rese value of a	0 erved bit a reserv	o . To prov	1 vide
Reset Bit/F 31	o Field :8	0	0 Name reserved	RO 0	RO 0 Type RO		0 Reset 0x00	0 Descr Softw compa prese GPIO	0 iption are shou atibility v rved acr Periphe	0 uld not re vith futur oss a re eral ID R	0 ely on the re produc ad-modi egister[3	RO 0 e value cts, the fy-write 81:24]	RO 0 of a rese value of a	⁰ erved bit a reserv n.	0 . To prov ed bit sh	1 ride iould be

Register 29: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

rt B base rt C base rt D base rt E base rt F base rt G base rt H base FF0	: 0x4000. : 0x4000. : 0x4000. : 0x4002. : 0x4002. : 0x4002. : 0x4002.	5000 6000 7000 4000 5000 6000 7000													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	1 1		· ·		1	rese	erved	1	1	1			1	'
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r	, , , ,	rese	rved I		1	1		r	I	C	D0		1	
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
ield		Name		Туре		Reset	Descr	iption							
:8	I	reserved		RO		0x00	comp	atibility v	vith futur	e produ	cts, the	value of a	a reserv		
0		CID0		RO		0x0D	GPIO	PrimeC	ell ID Re	egister[7	:0]				
										U	-				
	rt B base rt C base rt D base rt D base rt F base rt F base rt G base rt H base FF0 , reset 0x 31 R0 0 15 R0 0 15	rt B base: 0x4000. rt C base: 0x4000. rt D base: 0x4002. rt E base: 0x4002. rt F base: 0x4002. rt H base: 0x4002. rt H base: 0x4002. reset 0x0000.000 31 30 RO RO 0 0 15 14 RO RO 0 0 15 14 RO RO 0 0 15 14 RO RO 0 0 15 14	reset 0x0000.000D 31 30 29 RO RO RO 0 0 0 15 14 13 RO RO RO 0 0 0 ield Name :8 reserved	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.4000 rt F base: 0x4002.6000 rt G base: 0x4002.7000 FF0 , reset 0x0000.000D 31 30 29 28 RO RO RO RO 0 0 0 0 15 14 13 12 RO RO RO RO 0 0 0 0 15 reset RO RO RO RO 0 0 0 0 15 reset RO RO RO RO 0 0 0 0 15 reset RO RO RO RO 0 0 0 0	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.4000 rt F base: 0x4002.6000 rt H base: 0x4002.7000 FF0 reset 0x0000.000D 31 30 29 28 27 RO RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 0 0 0 0 0 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 15 14 13 12 11 RO RO RO RO RO RO RO 16 RO RO RO RO RO RO 17 RO RO RO RO RO RO RO 18 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4000.7000 rt E base: 0x4002.4000 rt F base: 0x4002.6000 rt H base: 0x4002.7000 FF0 reset 0x0000.000D 31 30 29 28 27 26 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 15 14 13 12 11 10 RO RO RO RO RO RO RO 0 0 0 0 0 0 0 15 14 13 12 11 10 RO RO RO RO RO RO RO 15 14 13 12 11 10 RO RO RO RO RO RO RO 15 14 13 12 11 10 RO RO RO RO RO RO RO 15 14 13 12 11 10 RO RO RO RO RO RO RO 15 14 13 12 11 10 RO RO RO RO RO RO RO 16 RO RO RO RO RO RO 17 RO RO RO RO RO RO 18 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.6000 rt H base: 0x4002.7000 FF0 reset 0x0000.000D 31 30 29 28 27 26 25 RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 RO RO RO RO RO RO RO RO RO 16 RO RO RO RO RO RO RO RO 17 RO RO RO RO RO RO RO RO 18 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 19 RO RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO RO RO 10 RO RO RO RO RO RO RO RO RO RO 10 RO	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.6000 rt H base: 0x4002.7000 FF0 , reset 0x0000.000D 31 30 29 28 27 26 25 24 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 8 RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 8 reserved RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 0 9 8	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.6000 rt H base: 0x4002.7000 FF0 , reset 0x0000.000D 31 30 29 28 27 26 25 24 23 RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO RO RO RO 15 14 13 12 11 10 9 8 7 reserved RO RO br>15 14 13 12 11 10 9 8 7 RO RO br>15 14 13 12 11 10 9 8 7 RO RO br>16 RO	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt B base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.6000 rt H base: 0x4002.7000 FF0 reset 0x0000.000D 31 30 29 28 27 26 25 24 23 22 RO RO O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	rt B base: 0x4000.5000 rt C base: 0x4002.6000 rt E base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.7000 FF0 reset 0x0000.000D 31 30 29 28 27 26 25 24 23 22 21 RO RO R	rt B base: 0x4000.5000 rt C base: 0x4000.7000 rt E base: 0x4002.4000 rt E base: 0x4002.5000 rt G base: 0x4002.7000 FF0 reset 0x0000.000D 31 30 29 28 27 26 25 24 23 22 21 20 reserved RO RO R	the base: 0x4000.5000 the base: 0x4000.7000 the base: 0x4002.4000 the base: 0x4002.5000 the base: 0x4002.7000 the base: 0x4002.700 the base: 0x4002.700 the base: 0x4002.700 the base: the base: the base: the base:	H B base: 0x4000.5000 http://documentstyle.org/line H D base: 0x4000.6000 http://documentstyle.org/line H E base: 0x4002.7000 http://documentstyle.org/line FF0 reserved reset 0x0000.000D 13 31 30 29 28 27 26 25 24 23 22 21 20 19 18 R0 R0	rt B base: 0x4000.5000 rt C base: 0x4000.6000 rt D base: 0x4000.7000 rt E base: 0x4002.4000 rt B base: 0x4002.5000 rt B base: 0x4002.7000 rt B base: 0x4002.7000 reset 0x000.000D 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 reset 0x0000.000D

Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000

GPIO Poi GPIO Poi GPIO Poi GPIO Poi GPIO Poi GPIO Poi GPIO Poi Offset 0xi Type RO,	rt C base: rt D base: rt E base: rt F base: rt G base: rt H base: FF4	0x4000.0 0x4000.0 0x4002.4 0x4002.5 0x4002.0 0x4002.0	5000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1				1	rese	rved					r	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1					CI	D1	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	U	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	r	eserved		RO		0x00	compa	atibility w	/ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	vide hould be
7:	0		CID1		RO		0xF0	GPIO	PrimeCe	ell ID Re	gister[1	5:8]				
								Provid	les softw	vare a st	andard	cross-pe	ripheral	identific	ation sy	/stem.

Register 31: GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po Offset 0x Type RO	rt B base: rt C base: rt D base: rt E base: rt F base: rt G base rt H base: FF8	0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000			102)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					 		1	rese	rved			1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		Ì	1		ľ		С	I ID2		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1
	0								0							
Reset	o ïeld	0	0		0		0	0 Descr Softwa compa	0 iption are shou atibility v	0 uld not re vith futur	0 ely on th re produ	0 e value cts, the	0 of a rese	1 erved bit a reserv	0 . To prov	1
Reset Bit/F	o ïeld :8	0	⁰ Name		o Type		0 Reset	0 Descr Softwa compa preser	0 iption are shou atibility v rved acr	0 uld not re vith futur	0 ely on th re produ ad-modi	o e value cts, the fy-write	0 of a rese value of a	1 erved bit a reserv	0 . To prov	1 vide

Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO POI GPIO POI GPIO POI GPIO POI GPIO POI GPIO POI GPIO POI Offset 0xl Type RO,	rt B base: rt C base: rt D base: rt E base: rt F base: rt G base rt H base: FFC	0x4000. 0x4000. 0x4000. 0x4002. 0x4002. 0x4002. 0x4002. 0x4002.	5000 6000 7000 4000 5000 6000 7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					, ,		1	rese	rved	1		1	1 1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		г <u>,</u> т		1	1		I	1		1	1	1	
				rese	rved							С	ID3			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0		L	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1			RO 0	RO 0	RO 1
	0			RO	RO				1			RO	RO			
Reset	o ïeld	0	0	RO	RO 0		0	0 Descr Softwa compa	1 iption are shou atibility v	0 uld not re vith futur	1 ely on th re produ	RO 1 e value cts, the	RO	0 erved bit a reserv	0 . To prov	1 vide
Reset Bit/F	o ïeld :8	0	⁰ Name	RO	RO 0 Type		0 Reset	0 Descr Softw comp prese	1 iption are shou atibility v rved acr	0 uld not re vith futur	1 ely on th e produ ad-modi	RO 1 e value cts, the y fy-write	RO 0 of a rese value of	0 erved bit a reserv	0 . To prov	1 vide

9 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

Note: Timer2 is an internal timer and can only be used to generate internal interrupts.

The General-Purpose Timer Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 36) and the PWM timer in the PWM module (see "PWM Timer" on page 401).

The following modes are supported:

- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock using 32.768-KHz input clock
 - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - Software-controlled event stalling
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

9.1 Block Diagram

Note: In Figure 9-1 on page 176, the specific CCP pins available depend on the Stellaris[®] device. See Table 9-1 on page 176 for the available CCPs.




Figure 9-1. GPTM Module Block Diagram

Table 9-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	CCP1
Timer 1	TimerA	CCP2	-
	TimerB	-	CCP3
Timer 2	TimerA	-	-
	TimerB	-	-

9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 187), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 188), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 190). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load**

(GPTMTAILR) register (see page 201) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 202). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 205) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 206).

9.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 201
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 202
- GPTM TimerA (GPTMTAR) register [15:0], see page 209
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 210

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 188), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 192), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 197), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 199). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 195), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 198).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000.0000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 203) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 187). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the **TnOTE** bit in the **GPTMCTL** register, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 25-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) ^a	Max Time	Units
00000000	1	2.6214	mS
00000001	2	5.2428	mS
00000010	3	7.8642	mS
11111100	254	665.8458	mS
11111110	255	668.4672	mS
11111111	256	671.0886	mS

Table 9-2. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

9.2.3.2 16-Bit Input Edge Count Mode

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 on page 180 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 9-2. 16-Bit Input Edge Count Mode Example

9.2.3.3 16-Bit Input Edge Time Mode

Note: The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 on page 181 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 9-3. 16-Bit Input Edge Time Mode Example

9.2.3.4 16-Bit PWM Mode

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** (and **GPTMTNPR** if using a prescaler) and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 on page 182 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 9-4. 16-Bit PWM Mode Example

9.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 183. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 183. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TNEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 184 through step 9 on page 184.

9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR) register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
- 8. Set the TREN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

9.4 Register Map

Table 9-3 on page 185 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000

Table 9-3. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	187
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	188
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	190

Offset	Name	Туре	Reset	Description	See page
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	192
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	195
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	197
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	198
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	199
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	201
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	202
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	203
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	204
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	205
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	206
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	207
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	208
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	209
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	210

9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1 1		i i	rese	rved	1 1		1 1			1	r
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	і і І		reserved			1 1					GPTMCFG	;
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	R/W 0	R/W	R/W 0
Reset	0	U	0	U	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31	:3		reserve	d	RO		0x00	compa	atibility	ould not re with future cross a rea	e prod	ucts, the v	alue of	a reserv	•	
2:	0		GPTMCF	G	R/W		0x0	GPTM	l Config	guration						
								The G	PTMCF	G values a	are def	ined as fo	llows:			
								Valu	e De	scription						
								0x0	32-	bit timer c	onfigu	ration.				
								0x1	32-	-bit real-tir	ne cloo	k (RTC) c	counter	configu	ration.	
								0x2	Re	served.						

- 0x3 Reserved.
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Timer0 base: 0x4003.0000								
Timer1 base: 0x4003.1000								
Timer2 base: 0x4003.2000								
Offset 0x004								
Type R/W, reset 0x0000.0000								

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	reser	ved	г т		1	1			'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	1 1			rese	erved	ı ı		1 1		Ì	TAAMS	TACMR	TA	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	U	0	U	0	U	U	0	0	0	U	U	0	0	U	0
Bit/Fi	old		Name		Туре	ſ	Reset	Descri	ntion							
DIVI	eiu		Name		туре	1	10301	Descri	puon							
31:	4		reserved		RO		0x00	compa	atibility v		e produo	cts, the	value of a	erved bit. a reserve n.		
3			TAAMS		R/W		0	GPTM	TimerA	Alternat	e Mode	Select				
								The TA	AAMS Va	lues are	defined	l as follo	ws:			
								Value	Descri	ption						
								0	Captu	re mode	is enabl	ed.				
								1	PWM	mode is e	enabled					
									Note:				e, you mi field to (ust also c)x2.	lear the	TACMR
2			TACMR		R/W		0	GPTM	TimerA	Capture	Mode					
								The TA	ACMR Va	lues are	defined	l as follo	WS:			
								Value	Descri	ption						
								0	Edge-	Count ma	ode.					
									0							

1 Edge-Time mode.

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved.
				0x1 One-Shot Timer mode.
				0x2 Periodic Timer mode.
				0x3 Capture mode.
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).
				In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.
				In 32-bit timer configuration, this register controls the mode and the contents of GPTMTBMR are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Timer0 base: 0x4003.0000
Timer1 base: 0x4003.1000
Timer2 base: 0x4003.2000
Offset 0x008
Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Í		1	1 1				1	rese	rved	1		1	1			'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	15	14	1 1	12	<u>, ''</u>		1	1	,	1		1				
					ı	rese	erved		l				TBAMS	TBCMR	TB	MR
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
04					50		000	0 - 6							-	
31:	4		reserved		RO		0x00						of a rese value of a			
													operatio			
								procer	100 00.	000 0 10	aa moa	ily mile	oporatio			
3			TBAMS		R/W		0	GPTN	I TimerE	3 Alterna	te Mode	e Select				
								The T	BAMS VA	alues are	definer	d as follo	WS.			
								THE I			dennee		<i>w</i> o.			
								Value	Descri	ption						
								0	Captu	re mode	is enab	led.				
								1	•	mode is						
								I								
									Note:				e, you m		lear the	TBCMR
										bit a	nd set tl	he TBMR	field to ()x2.		
2			TBCMR		R/W		0	GPTM	I TimerE	B Capture	e Mode					
										alues are						
								me T	BCMR V	aues ale	uenneo	as iono	JW5.			
								Value	Descri	ption						
								0		Count m	ode					
								U	Luge-	Count III	000.					

1 Edge-Time mode.

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode
				The TEMR values are defined as follows:
				Value Description
				0x0 Reserved.
				0x1 One-Shot Timer mode.
				0x2 Periodic Timer mode.
				0x3 Capture mode.
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and GPTMTAMR is used.

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall.

GPTM	Control	I (GPTN	/ICTL)													
Timer0 ba Timer1 ba Timer2 ba Offset 0x Type R/W	ase: 0x40 ase: 0x40 00C	03.1000 03.2000	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved	1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	TBPWML	TBOTE	reserved	TBEV		TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN		/ENT	TASTALL	TAEN
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	15	r	eserved	I	RO		0x00	compa	atibility v		e produ	cts, the v	value of	a reserv	t. To prov ved bit sh	
14	4	Т	BPWML	_	R/W		0	GPTM	1 TimerE	B PWM C	Dutput Lo	evel				
								The T	BPWML	values a	e define	ed as foll	ows:			
								Value	e Descri	ption						
								0	Outpu	t is unaff	ected.					
								1	Outpu	t is inver	ted.					
1;	3		TBOTE		R/W		0			3 Output						
								The T	BOTE Va	alues are	defined	l as follo	WS:			
								Value	e Descri	ption						
								0	The o	utput Tim	erB trig	ger is dis	sabled.			
								1	The o	utput Tim	nerB trig	ger is en	abled.			
1:	2	r	reserved	I	RO		0	compa	atibility v		e produ	cts, the v	value of	a reserv	t. To prov ved bit sh	
11:	10	т	BEVEN	Т	R/W		0x0	GPTM	1 TimerE	B Event M	Node					
								The T	BEVENI	values	are defir	ned as fo	ollows:			
								Value	e Descri	ption						
								0x0		ve edge.						
								0x1	-	ive edge						
								0x2								
								0x3	Both e	dges.						

 9 TBSTALL 9 TBSTALL R/W 0 GPTM TimerB Stall Enable The TESTALL values are defined as follows: Value Description 0 TimerB stalling is disabled. 1 TimerB stalling is enabled. 8 TBEN R/W 0 GPTM TimerB Enable The TBEN values are defined as follows: Value Description 0 TimerB stalling is enabled. 1 TimerB stalling is enabled. 8 TBEN R/W 0 GPTM TimerB Enable The TBEN values are defined as follows: Value Description 0 TimerB is disabled. 1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 6 TAPWML RW 0 GPTM TimerA PWM Output Level 		scription	Reset	Туре	Name	Bit/Field
Value Description 0 TimerB stalling is disabled. 1 TimerB stalling is enabled. 8 TBEN R/W 0 GPTM TimerB Enable The TBEN values are defined as follows: Value Description 0 TimerB is disabled. 1 TimerB is disabled. 1 TimerB is disabled. 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		TM TimerB Stall Enable	0	R/W	TBSTALL	9
 0 TimerB stalling is disabled. 1 TimerB stalling is enabled. 8 TBEN R/W 0 GPTM TimerB Enable The TBEN values are defined as follows: Value Description 0 TimerB is disabled. 1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 		TBSTALL values are defined as follows:				
 8 TBEN R/W 0 GPTM TimerB Enable The TBEN values are defined as follows: Value Description 0 TimerB is disabled. 1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 						
 The TBEN values are defined as follows: Value Description TimerB is disabled. TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 		I TimerB stalling is enabled.				
Value Description 0 TimerB is disabled. 1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		TM TimerB Enable	0	R/W	TBEN	8
 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 		TBEN values are defined as follows:				
 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 		lue Description				
 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 						
compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.						
6 TAPWML R/W 0 GPTM TimerA PWM Output Level	Э	npatibility with future products, the value of a reserved bit should b	0	RO	reserved	7
		TM TimerA PWM Output Level	0	R/W	TAPWML	6
The TAPWML values are defined as follows:		TAPWML values are defined as follows:				
Value Description		lue Description				
0 Output is unaffected.) Output is unaffected.				
1 Output is inverted.		I Output is inverted.				
5 TAOTE R/W 0 GPTM TimerA Output Trigger Enable		TM TimerA Output Trigger Enable	0	R/W	TAOTE	5
The TAOTE values are defined as follows:		TAOTE values are defined as follows:				
Value Description		lue Description				
0 The output TimerA trigger is disabled.) The output TimerA trigger is disabled.				
1 The output TimerA trigger is enabled.		I The output TimerA trigger is enabled.				
4 RTCEN R/W 0 GPTM RTC Enable		TM RTC Enable	0	R/W	RTCEN	4
The RTCEN values are defined as follows:		RTCEN values are defined as follows:				
Value Description		lue Description				
0 RTC counting is disabled.						
1 RTC counting is enabled.		I RTC counting is enabled.				

Bit/Field	Name	Туре	Reset	Description
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge.
				0x1 Negative edge.
				0x2 Reserved
				0x3 Both edges.
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.
0	TAEN	R/W	0	GPTM TimerA Enable
0	IAEN	R/W	0	
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x018 Type R/W, reset 0x0000.0000

Type R/W	, reset	0x0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	i	1	1	1	Î	rese	rved	1 1		i	1	Î	I	1
Туре	RO	RC		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserve	ed	I	CBEIM	CBMIM	TBTOIM		rese	rved		RTCIM	CAEIM	CAMIM	ΤΑΤΟΙΜ
Type Reset	RO 0	RC 0) RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
	Ū	Ū	Ū	Ũ	0	Ū	Ū	Ū	Ū	°,	0		^c	Ū		0
Bit/Fi	ield		Name	9	Туре	. 1	Reset	Descr	iption							
31:	11		reserve	he	RO		0x00	Softwa	are sho	uld not re	ly on th	e value	of a rese	arved hit		vide
51.			1030110	50	No		0,00	compa	atibility	with futur ross a rea	e produ	cts, the	value of	a reserv		
10)		CBEIN	A	R/W		0	GPTN	I Captu	reB Even	t Interru	pt Mask	(
									•	alues are						
								Value	Descr	intion						
								0		upt is disa	abled					
								1		upt is ena						
									mem		bica.					
9			CBMI	M	R/W		0	GPTM	I Captu	reB Matc	h Interru	upt Masl	<			
								The C	BMIM V	alues are	defined	l as follo	WS:			
								Value	Descr	iption						
								0	Interro	upt is disa	abled.					
								1	Interro	upt is ena	bled.					
8			TBTOI	М	R/W		0	GPTN	1 Timer	B Time-O	ut Interr	upt Mas	sk			
								The T	BTOIM	values ar	e define	ed as fol	lows:			
								Value	Descr	ription						
								0	Interro	upt is disa	abled.					
								1	Interro	upt is ena	bled.					
7:4	4		reserve	ed	RO		0	compa	atibility	uld not re with futur ross a rea	e produ	cts, the	value of	a reserv	•	

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows:
				Value Description0 Interrupt is disabled.1 Interrupt is enabled.
2	CAEIM	R/W	0	 GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
1	CAMIM	R/W	0	 GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	 GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x01C Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO RO RO RO RO RO RO Type RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14 12 10 9 7 2 0 15 13 11 8 6 4 3 1 5 CBERIS CBMRIS TBTORIS RTCRIS CAERIS CAMRIS TATORIS reserved reserved RO RO RO RO RO Туре RO RO RO RO RO RO RO RO RO RC RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Reset Description Name Type 0x00 31:11 reserved RO Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 10 CBERIS RO 0 GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking. 9 CBMRIS RO 0 GPTM CaptureB Match Raw Interrupt This is the CaptureB Match interrupt status prior to masking. TBTORIS RO 0 GPTM TimerB Time-Out Raw Interrupt 8 This is the TimerB time-out interrupt status prior to masking. 7:4 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 3 RTCRIS RO 0 **GPTM RTC Raw Interrupt** This is the RTC Event interrupt status prior to masking. 2 CAERIS RO 0 **GPTM CaptureA Event Raw Interrupt**

This is the CaptureA Event interrupt status prior to masking.

This is the CaptureA Match interrupt status prior to masking.

This the TimerA time-out interrupt status prior to masking.

GPTM CaptureA Match Raw Interrupt

GPTM TimerA Time-Out Raw Interrupt

CAMRIS

TATORIS

RO

RO

0

0

1

0

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

GPTM Masked Interrupt Status (GPTMMIS)

Timer0 base: 0x4003.0000	
Timer1 base: 0x4003.1000	
Timer2 base: 0x4003.2000	
Offset 0x020	
Type RO, reset 0x0000.0000	

Type IXO,	10361 0															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	· ·					rese	rved						•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			CBEMIS	CBMMIS	TBTOMIS		rese	rved		RTCMIS	CAEMIS	CAMMIS	TATOMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	F	Reset	Descri	iption							
					J 1**											
31:1	11		reserved		RO		0x00			uld not re						
								•	-	with futur	•				ed bit sr	ioula be
4.0			ODEMIO		DO		•		0		4					
10)		CBEMIS RO 0 GPTM CaptureB Event Masked Interrupt This is the CaptureB event interrupt status after masking.													
9			CBMMIS		RO		0	GPTM	I Captu	reB Matc	h Maske	ed Interr	upt			
								This is	the Ca	ptureB n	natch int	errupt s	tatus afte	er maski	ing.	
8		-	TBTOMIS		RO		0	GPTM	I TimerE	3 Time-O	ut Mask	ed Inter	rupt			
								This is	the Tir	nerB time	e-out int	errupt st	tatus afte	er maski	ng.	
7:4	1		reserved		RO		0x0	Softw	aro choi	uld not re	ly on th		of a rose	rund hit	To prov	vido
7	•		reserveu		RO		0.00			with futur					•	
								preser	ved acr	oss a rea	ad-modi	fy-write	operatio	n.		
3			RTCMIS		RO		0	GPTM		lasked Ir	nterrupt					
								This is	the RT	C event	interrup	t status	after ma	sking.		
2			CAEMIS		RO		0	GPTM	I Captui	reA Even	it Maske	d Interro	upt			
									•	ptureA e			•	er maskii	na.	
			0.0.0.0.0		50		•								5	
1			CAMMIS		RO		0	GPTM	Captul	reA Matc	n Maske	ed interr	upt			
								This is	the Ca	ptureA n	natch int	errupt s	tatus afte	er maski	ing.	
0			TATOMIS		RO		0	GPTM	I Timer/	A Time-O	ut Mask	ed Inter	rupt			
								This is	the Tir	nerA time	e-out int	errupt st	tatus afte	er maski	ng.	

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM	Interrup	ot Clear	r (GPTM	ICR)																
Timer0 ba Timer1 ba Timer2 ba Offset 0x0 Type W10	ase: 0x40 ase: 0x40 024	03.1000 03.2000	000																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
								reser	rved				1		•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
_			reserved				CBMCINT			rese				CAECINT						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0				
Bit/F	ield		Name		Туре	F	Reset	Descri	ption											
31:	11	I	reserved		RO	1	 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 GPTM CaptureB Event Interrupt Clear 													
10	D	C	CBECINT		W1C		0	GPTM	Captur	eB Even	t Interru	pt Clea	r							
								The CI	BECINT	values a	are defin	ied as fo	ollows:							
								Value	Descri	otion										
								0		errupt is	unaffec	ted.								
								1	The inf	errupt is	cleared	I.								
9)	C	CBMCINT		W1C		0	GPTM	Captur	eB Matc	h Interru	ipt Clea	r							
								The CI	BMCINT	values a	are defin	ied as fo	ollows:							
								Value	Descri	otion										
								0		errupt is	unaffec	ted.								
								1	The inf	errupt is	cleared	Ι.								
8	;	т	BTOCINI	Г	W1C		0	GPTM	l TimerB	Time-O	ut Interr	upt Clea	ar							
								The TH	BTOCIN	T values	are def	ined as	follows:							
								Value	Descri	otion										
								0	The inf	errupt is	unaffec	ted.								
								1	The int	errupt is	cleared	I.								
7:	4	I	reserved		RO		0x0	compa	atibility w	ith futur	e produc	cts, the	of a rese value of operatio	a reserv						

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.
2	CAECINT	W1C	0	 GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows: Value Description The interrupt is unaffected. The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt This is the CaptureA match interrupt status after masking.
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Raw Interrupt The TATOCINT values are defined as follows:
				Value Description 0 The interrupt is unaffected.

1 The interrupt is cleared.

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

				,	nd 0xFFF			,					40	10		10
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								TAI	LRH I							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	г <u>г</u>		1 1	TAI	l LRL	1	1	1		I		
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Bit/Fi 31:1			Name TAILRH		Type R/W	0:	Reset <ffff< th=""><th></th><th>•</th><th>A Interva</th><th>I Load R</th><th>Register I</th><th>ligh</th><th></th><th></th><th></th></ffff<>		•	A Interva	I Load R	Register I	ligh			
						0x00	oit mode 00 (16-bi node)	it When Timer	B Interv	al Loac	I (GPTN	de via th ITBILR) nt value	register	loads th	is value	
									bit mode of GPTN		ld reads	as 0 an	d does r	not have	an effec	t on th

GPTM TimerA Interval Load (GPTMTAILR)

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1		1	rese	rved	1	1	1		1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		 		1	ТВІ	I LRL	I	I	I	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:								comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
15	:0		TBILRL		R/W	0:	xFFFF	GPTM	/I TimerE	8 Interva	I Load R	egister				
									the GP		•					

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x030

Offset 0x030 Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		1 1			TAN	IRH	Î			1	1	1	·
І Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1					TAN	IRL		I		1	1	1	'
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Reset	1	I	I	I	1	I	I	I	I	I	I	I	I	I	I	I
	: ما ما		Nama		Turne		Decet	Decer								
Bit/Fi	leid		Name		Туре	I	Reset	Descri	iption							
31:"	31:16 TAMRH R/W 0xFFFF GPTM TimerA Match Register High (32-bit mode)															
	(32-bit mode) 0x0000 (16-bit When configured for 32-bit Real-Time Clock (RTC) mode via the															he
	(32-bit mode)															
								GPTM	ITAR, to	determi	ne mato	h events	5.			
										,		as 0 an	d does r	not have	an effec	ct on the
								state o	of GPTN	TBMAT	CHR.					
15:	0		TAMRL		R/W	0	xFFFF	GPTN	I TimerA	Match F	Register	Low				
								When	configu	red for 3	2-bit Re	al-Time	Clock (F	RTC) mo	de via tl	he
										gister, th				the lowe	er half of	:
								GPTM	ITAR, to	determi	ne mato	h events	5.			
									•	red for P		-		•	GPTM	TAILR,
								detern	nines the	e duty cy	cie of tr	ie outpu		signal.		
									•	red for E	•		-		•	
										le events						The total TAILR
									this val							

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerB Match (GPTMTBMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x034 Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·			rese	rved		1	•		1	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	1	і і і			TBN	I MRL	r	1	1		1	1	r
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F 31:			Name reserved		Type RO		Reset x0000	compa	are shou atibility v	vith futur	e produ	e value o	alue of	a reserv	•	
15	15:0 TBMRL				R/W	0>	(FFFF	GPTM When	1 TimerE configu	8 Match red for F	Register WM mo	fy-write of Low ode, this ne outpu	value al	ong with	GPTM	ſBILR,
								When	configu	red for E	Edge Co	unt mode	e, this va	alue alor	-	The tote

When configured for Edge Count mode, this value along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		1	I				TAF	PSR		ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility w	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		TAPSR		R/W		0x00	GPTM	1 TimerA	Presca	е					
									egister lo register.		value or	n a write.	A read	returns tl	he curre	nt value

Refer to Table 9-2 on page 179 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															Ū	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	1				TBF	PSR	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		0 0 0 0 0				iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		TBPSR		R/W		0x00	GPTM	1 TimerB	Presca	le					
									egister lo register		value or	n a write.	A read	returns t	he curre	nt value

Refer to Table 9-2 on page 179 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	res												1	1	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		î	r i	rese	rved		Î	ì		î	1	TAP	SMR	Î	Î	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0							
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	compatil							Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7:	7:0 TAPSMR R/W 0x00 GPTM TimerA P															
								This value is used alongside GPTMTAMATCHR to detect timer match								

events while using a prescaler.

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x044 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	14 13 12 11 10 9 1 reserved							r	r	TBP	I SMR	r	I		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/F	ield		Name			Type Res			Description								
31	:8		reserved			RO 0>			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
7:	0	TBPSMR		1	R/W		0x00	GPTM TimerB Prescale Match									
								This v	This value is used alongside GPTMTBMATCHR to detect timer match								

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM TimerA (GPTMTAR) Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x048 Type RO, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode) 29 28 27 25 24 23 22 21 20 17 16 31 30 26 19 18 TARH Туре RO Reset 0 1 1 0 1 0 1 1 1 1 0 1 1 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TARL RO Туре Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 **Bit/Field** Name Туре Reset Description RO 0xFFFF GPTM TimerA Register High 31:16 TARH (32-bit mode) If the GPTMCFG is in a 32-bit mode, TimerB value is read. If the 0x0000 (16-bit GPTMCFG is in a 16-bit mode, this is read as zero. mode) 15:0 TARL RO 0xFFFF GPTM TimerA Register Low A read returns the current value of the GPTM TimerA Count Register, except in Input Edge Count mode, when it returns the timestamp from the last edge event.

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM Timer0 ba Timer1 ba Timer2 ba Offset 0xt Type RO	ase: 0x40 ase: 0x40 ase: 0x40 04C	003.0000 003.1000 003.2000	·													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Ì		1		T	rese	rved						1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		ľ		1	TBRL						1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield	Name			Туре	I	Reset	Description								
31:	16	reserved		RO	RO 0x0000		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
15	:0 TBRL		RO	0xFFFF		GPTM TimerB										
													GPTM T en it retu			•

the last edge event.

10 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

10.1 Block Diagram





10.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

10.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the **WDTCTL** register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

10.4 Register Map

Table 10-1 on page 212 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	214
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	215
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	216
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	217
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	218
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	219
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	220
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	221

Table 10-1. Watchdog Timer Register Map


Offset	Name Type		Reset	Description	See page
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	222
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	223
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	224
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	225
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	226
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	227
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	228
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	229
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	230
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	231
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	232
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	233

10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

Register 1: Watchdog Load (WDTLOAD), offset 0x000


This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



November 29, 2007

Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Watchd	log Cor	ntrol (W)													
Base 0x4 Offset 0x0 Type R/W	800		100														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			т т 	1	1		1		erved				г г 1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Resei	0	U	0							U		0			0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
							rese	rved							RESEN	INTEN	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	
Reset	0	U	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре		Reset	Description									
31:	31:2		reserved		RO		0x00	comp	atibility w	uld not rely on the value of a reserved bit. To provide with future products, the value of a reserved bit should be ross a read-modify-write operation.							
1			RESEN		R/W		0	Watch	Watchdog Reset Enable								
								The R	The RESEN values are defined as follows:								
								Value	e Descrip	otion							
								0 Disabled.									
								1	1 Enable the Watchdog module reset output.								
0)	INTEN			R/W		0	Watch	ndog Inte	rrupt En	able						
								The I	NTEN VA	lues are	defined	as follo	ws:				
								Value Description									
								0		nterrupt event disabled (once this bit is set, it can only be cleared by a hardware reset).							
								1		•		,	enabled,	all write	es are ig	nored.	
															-		

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Base 0x4000.0000 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		,	1	1	, , , , , , , , , , , , , , , , , , ,		1	rese	rved		1	· · ·		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•	•			•	reserved			•			•	1	WDTRIS
Type Reset	RO 0	RO 0	RO	RO	RO	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name	0 0 0 0				Descr	iption							
31	:1		reserved	1	RO		0x00	compa	atibility v	/ith futur	e produ	cts, the v	alue of	a reserv	•	
0)		WDTRIS	6	RO		0	Watch	idog Rav	w Interru	ipt Statu	IS				
				compatibility with future products, the value of a reserved across a read-modify-write operation.											TINTR.	

November 29, 2007

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · ·			rese	rved					1	,	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				1	reserved				•		1		WDTMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:1		reserved	I	RO		0x00	compa	atibility	uld not re with futur ross a rea	e produ	icts, the v	alue of	a reserv		
0			WDTMIS	6	RO		0	Watch	idog Ma	asked Inte	errupt S	Status				
								Gives interru		isked inte	rrupt st	ate (after	maskir	ng) of th	e WDTII	NTR

November 29, 2007

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.


Watchdog Test (WDTTEST)

Base 0x4000.0000 Offset 0x418 Type R/W, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	г г г	ſ		1	rese	rved	1	1	î		1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	reserved	T		1	STALL		1	1	rese	rved	1	1	ľ
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31 8	:9	Name reserved			Type RO R/W		Reset 0x00 0	compa presei	are sho atibility rved ac	cross a re	re produ ead-mod	cts, the v	alue of	f a reser	•	vide hould be
o		STALL			R/W		0	When debug	set to ger, the	all Enabl 1, if the S e watchd the watch	Stellaris [®] og timer	stops co	unting.	Once th		a controller
7:	0		reserved		RO		0x00	compa	atibility	ould not r with futu cross a re	re produ	cts, the v	alue of	f a reser	•	wide hould be

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).



Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'					1	rese	erved			•		•	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1		r	r	I Pl	I D4	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	Bit/Field 31:8		reserved		RO		0x00		are shou						•	
								•	atibility v rved acr		•	-			ed bit sh	ould be
7:0	7:0		PID4		RO		0x00	WDT	Periphe	al ID Re	egister[7	:0]				

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000

Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset									0			0			0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		l	•				PI	D5	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	eset 0 0 Bit/Field N				Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv		vide nould be
7:0	0		PID5		RO		0x00	WDT	Peripher	al ID Re	gister[1	5:8]				


Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000

Offset 0xFD8 Type RO, reset 0x0000.0000



Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000

Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T					1	rese	rved						1	
Туре	RO 0	RO	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 0	RO	RO	RO 0	RO	RO 0	RO
Reset	U	0	0	0	U	0	0	0	0	0	0	0	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	•				PI	D7	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	31:8 reserved				RO		0x00	compa	atibility w		e produ	cts, the v	alue of	a reserv	. To prov ed bit sh	ride Iould be
7:0	0		PID7		RO		0x00	WDT	Peripher	al ID Re	gister[3	1:24]				


Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000

Offset 0xFE0 Type RO, reset 0x0000.0005



Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000

Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved I			1		1	1	
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	U	0	U	0	0	U	U	0	0	0	U	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				PI	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F					Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	atibility v	ild not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
7:0	7:0 PID1				RO		0x18	Watch	ndog Per	ipheral I	D Regis	ter[15:8]]			

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000

Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			r r		1	rese	erved			1			1	,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	, ,	rese	rved		1	I				I Pl	1 D2		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	et 0 0 0 it/Field Name				Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acre	ith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		PID2		RO		0x18	Watch	ndog Per	ipheral I	D Regis	ster[23:1	6]			

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000

Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r		1	rese	rved		1	1	1	1	1	
Ţ																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	г <u>,</u> т		1	1				1		1	1	
				rese	erved							PI	D3			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	ription							
					• •											
31:	·8		reserved	1	RO		0x00	Softw	are shou	ild not re	elv on th	e value	of a rese	erved bit	t To prov	/ide
01.	.0		10001100		1.0		0,000				5	cts, the v			•	
								•			•				veu bit si	
								prese	rveu acro	uss a rea	au-mou	ify-write	operatio	11.		
	~															
7:0	U		PID3		RO		0x01	Watch	ndog Per	ipheral I	D Regis	ster[31:2	4]			

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		1	1		1 1		CI	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	31:8 reserved				RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	7:0		CID0		RO		0x0D	Watch	ndog Prii	meCell II	D Regis	ter[7:0]				

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					•	rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		î	Ì				CI	D1	Î	î	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	31:8 reserved				RO		0x00	compa	are shou atibility v rved acr	vith futur	e produo	cts, the v	alue of	a reserv		
7:0	0		CID1		RO		0xF0	Watch	ndog Prir	neCell II	D Regist	ter[15:8]				

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					, i		•	rese	erved					1	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1		1	r	CI	D2	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID2		RO		0x05	Watch	ndog Prii	meCell II	D Regist	ter[23:16	6]			

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		r r I			rese	erved			ı	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		1	1		r 1	r	CI	I D3 I	1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/Fi	ield		Name		Туре	l	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility w	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:0	C		CID3		RO		0xB1	Watch	ndog Prir	meCell II	D Regis	ter[31:24	1]			

11 Universal Asynchronous Receivers/Transmitters (UARTs)

The Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S2110 controller is equipped with one UART module.

The UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 1.5625 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing:
 - Programmable use of IrDA Serial InfraRed (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

11.1 Block Diagram




Figure 11-1. UART Module Block Diagram

11.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 253). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.


11.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data

bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 11-2 on page 236 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 11-2. UART Character Frame



11.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 249) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 250). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.):

BRD = BRDI + BRDF = SysClk / (16 * Baud Rate)

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 251), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- **UARTIBRD** write, **UARTFBRD** write, and **UARTLCRH** write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

11.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 246) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 235).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 244). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

11.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 µs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register.

Figure 11-3 on page 238 shows the UART transmit and receive signals, with and without IrDA modulation.




Figure 11-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

11.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 242). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 251).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 246) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 255). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$, and 7/8. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

11.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 260).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 257) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 259).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 261).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

11.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 253). In loopback mode, data transmitted on UnTx is received on the UnRx input.

11.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

11.3 Initialization and Configuration

To use the UART, the peripheral clock must be enabled by setting the UART0 bit in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit

- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 236, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 249) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 250) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the UARTIBRD register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

11.4 Register Map

Table 11-1 on page 240 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 253) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 11-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	242
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	244
0x018	UARTFR	RO	0x0000.0090	UART Flag	246
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	248
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	249
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	250

Offset	Name	Туре	Reset	Description	See page
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	251
0x030	UARTCTL	R/W	0x0000.0300	UART Control	253
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	255
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	257
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	259
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	260
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	261
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	263
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	264
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	265
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	266
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	267
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	268
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	269
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	270
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	271
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	272
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	273
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	274

11.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR)

UART0 base: 0x4000.C000

Offset 0x000 Type R/W, reset 0x0000 0000

Type R/M	/, reset 0	x0000.00	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved	•	•	•		•	'	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	erved		OE	BE	PE	FE		1	1	D/	ATA	I	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	12	I	reserved		RO		0	compa	atibility v	uld not re vith futur oss a re	e produ	cts, the	value of	a reserv		
11	1		OE		RO		0	UART	Overru	n Error						
								The O	E value:	s are def	fined as	follows:				
								Value	Descr	ption						
								0	There	has bee	n no dat	ta loss d	ue to a F	FIFO ove	errun.	
								1	New d data lo	ata was oss.	receive	d when t	he FIFO	was full	l, resultii	ng in
1(D		BE		RO		0	UART	Break	Error						
								the re	ceive da	to 1 whe ata input time (def	was hel	d Low fo	or longer	than a f	ull-word	-
								the FI FIFO.	FO. Wh The ne	e, this err en a brea xt charac narking s	ak occur cter is or	rs, only o nly enab	one 0 cha led after	aracter is the rece	s loaded eived da	into the ta input
9	1		PE		RO		0	UART	Parity I	Error						
										to 1 whe parity de						
								In FIF the FI		, this err	or is as	sociated	with the	charact	er at the	top of

Bit/Field	Name	Туре	Reset	Description
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

November 29, 2007

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR) UART0 base: 0x4000.C000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		· ·		1	rese	rved				1		1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1	I	1 1	rese	erved	1 1	l			i	OE	BE	PE	FE
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					_			_								
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	4	r	reserved		RO		0						of a rese			
								•			•	-	value of operatio		ed bit sł	nould be
			~-					•				,				
3			OE		RO		0	UARI	Overru	n Error						
											-		ed and t		is alrea	dy full.
													no furthe			
													e shift re rder to e	0		vritten.
2			BE		RO		0		Break B							
2			DE		RU		0									
								the re-	ceived d	ata inpu	t was he	eld Low f	tion is de for longe ta, parity	r than a	full-wor	ď
								This b	it is clea	red to 0	by a wr	ite to UA	RTECR	-		
								the FII FIFO.	FO. Whe The ne	en a brea kt charac	ak occur cter is or	s, only o nly enabl	with the one 0 cha led after ext valid s	aracter is the rece	s loaded eive data	into the a input

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

Write-Only Error Clear (UARTECR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•						rese	rved		•			•	•	1
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	DATA								
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		WO		0	compa	are shou atibility w	/ith futur	e produ	cts, the v	alue of	a reserv	•	vide nould be
7:	0		DATA		WO		0	Error	Clear							
								A write	e to this	register	of any d	ata clea	rs the fra	aming, p	arity, bre	eak, and

overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART 6 UART0 b Offset 0x0 Type RO,	ase: 0x40 018	000.C000														
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved I							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reser	ved				TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8	r	reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the		a reserv	. To provi ved bit sho	
7	,		TXFE		RO		1	UART	Transm	it FIFO I	Empty					
									neaning LCRH r		t depen	ds on th	e state o	f the FE	n bit in th	e
									FIFO is c er is em		(fen i s (0), this bi	it is set w	hen the	transmit	holding
								If the is emp		enabled	(fen is	1), this I	bit is set	when th	ne transm	it FIFO
6	i		RXFF		RO		0	UART	Receiv	e FIFO F	ull					
									neaning "LCRH r		t depen	ds on th	e state o	f the FE	n bit in th	e
								If the is full.		disabled	, this bit	is set w	hen the	receive	holding re	egister
								If the	FIFO is	enabled,	this bit	is set w	hen the r	eceive	FIFO is fu	ıll.
5	;		TXFF		RO		0	UART	Transm	iit FIFO I	Full					
									neaning		t depen	ds on th	e state o	f the FE	n bit in th	e
										0	, this bit	is set w	hen the t	ransmi	t holding r	egister
								If the	FIFO is	enabled,	this bit	is set w	hen the t	ransmit	FIFO is f	ull.
4			RXFE		RO		1	UART	Receiv	e FIFO E	Empty					
								The m		of this bi		ds on th	e state o	f the FE	n bit in th	e
									FIFO is	•	, this bit	is set w	hen the	receive	holding re	egister
										enabled,	this bit	is set wl	hen the r	eceive	FIFO is e	mpty.

Bit/Field	Name	Туре	Reset	Description
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The UARTILPR register is an 8-bit read/write register that stores the low-power counter divisor value used to generate the IrLPBaud16 signal by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The IrLPBaud16 internal signal is generated by dividing down the UARTCLK signal according to the low-power divisor value written to UARTILPR. The low-power divisor value is calculated as follows:

ILPDVSR = SysClk / F_{IrLPBaud16}

where $F_{IrLPBaud16}$ is nominally 1.8432 MHz.

IrLPBaud16 is an internal signal used for SIR pulse generation when low-power mode is used. You must choose the divisor so that $1.42 \text{ MHz} < F_{IrlPBaud16} < 2.12 \text{ MHz}$, which results in a low-power pulse duration of 1.41–2.11 µs (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 ensures that pulses less than one period of IrLPBaud16 are rejected, but that pulses greater than 1.4 µs are accepted as valid pulses.

Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being Note: generated.

UART IrDA Low-Power Register (UARTILPR)

UART0 b Offset 0x	ase: 0x4 020	000.C000	U			-)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	I erved	r			1 1	r	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Type RO R											'					
															R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8						0	compa	atibility v	vith futur	e produ	cts, the v	value of	a reserv	•	
7:	0	I	LPDVSR	2	R/W		0x00	IrDA L	_ow-Pov	ver Divis	or					
								This is	s an 8-bi	t low-po	wer divis	sor value	e.			

Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=**0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 236 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000

Offset 0x024 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved	1		1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		I		1	DIV	I VINT	1	I	1	1	1	1	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0							
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	16		reserved	1	RO		0	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.								
15	:0		DIVINT		R/W	0	x0000	Intege	er Baud-	Rate Div	visor					

Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 236 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD) UART0 base: 0x4000.C000

Offset 0x028

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1						rese	erved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		reserved									DIVFRAC						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field		Name			Туре	I	Reset	Descr	iption								
31:6		I	reserved		RO		0x00	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
5:	5:0		DIVFRAC		R/W	(0x000		Fractional Baud-Rate Divisor								

Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 Offset 0x02C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	reserved																		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
				rese	reserved			Î	SPS	WL	EN	FEN	STP2	EPS	PEN	BRK			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			
Bit/Field		Name			Туре		Reset	Descr	Description										
31:8		reserved			RO 0			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
7			SPS		R/W		0		UART Stick Parity Select										
								and cl	hecked a		Vhen bit	s 1 and	re set, th 7 are set s a 1.						
								When this bit is cleared, stick parity is disabled.											
6:5		WLEN			R/W		0		UART Word Length										
								The bits indicate the number of data bits transmitted or received in a frame as follows:											
								Value Description											
									0x3 8 bits										
								0x2	0x2 7 bits										
									0x1 6 bits										
								0x0	5 bits ((default)									
4		FEN			R/W	0		UART Enable FIFOs											
									If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode).										
								When cleared to 0, FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers.											
3			STP2		R/W		0	UART	Two St	op Bits S	Select								
								If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.											

Bit/Field	Name	Туре	Reset	Description
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be

cleared to 0.

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

UART0 base: 0x4000.C000 Offset 0x030 Type R/W, reset 0x0000.0300 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RXE TXE LBE SIRLP SIREN UARTEN reserved reserved R/W R/W R/W R/W RO R/W R/W Туре 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 **Bit/Field** Name Type Reset Description 31:10 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. RXE 9 R/W **UART Receive Enable** 1 If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping. To enable reception, the UARTEN bit must also be set. Note: 8 TXE R/W 1 **UART Transmit Enable** If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a transmission, it completes the current character before stopping. To enable transmission, the UARTEN bit must also be set. Note: 7 LBE R/W 0 **UART Loop Back Enable** If this bit is set to 1, the UnTX path is fed through the UnRX path. 6:3 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

UART Control (UARTCTL)

Bit/Field	Name	Туре	Reset	Description
2	SIRLP	R/W	0	UART SIR Low Power Mode
				This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. See page 248 for more information.
1	SIREN	R/W	0	UART SIR Enable
				If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.
0	UARTEN	R/W	0	UART Enable
				If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current

character before stopping.

November 29, 2007

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

offset 0x0 ype R/W		0x0000.0	012													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · ·			rese	rved			1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	•	reser	ved				•		RXIFLSEL	• -		TXIFLSEL	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0
Bit/Field Name Type Reset Description																
31:6 reserved RO 0x00 Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.										•						
5:3	3		RXIFLSE	L	R/W		0x2	UART	Receiv	e Interru	pt FIFO	Level S	elect			
								The tri	igger po	oints for t	he rece	ive interi	rupt are a	as follow	vs:	
								Valu	e Des	cription						
								0x0	RX	FIFO ≥ 1	/8 full					
0x1 RX FIFO ≥ ¼ f									∕₄ full							
								0x2	RX	FIFO ≥ ½	∕₂ full (de	efault)				
								0x3	8 RX	FIFO ≥ ¾	∕₄ full					
								0x4	RX	FIFO ≥ 7	7/8 full					
								0x5-0	x7 Res	erved						

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select
				The trigger points for the transmit interrupt are as follows:
				Value Description
				0x0 TX FIFO ≤ 1/8 full
				0x1 TX FIFO ≤ ¼ full
				0x2 TX FIFO ≤ ½ full (default)
				0x3 TX FIFO ≤ ¾ full
				0x4 TX FIFO ≤ 7/8 full
				0x5-0x7 Reserved

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000

Offset 0x038 Type R/W, reset 0x0000.0000

	, 			~~	07		07	~ ~					40	40		40
1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Tura									rved				D 0			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	11		reserved		RO	(0x00	Softw	are shou	uld not re	elv on th	e value o	of a rese	erved bit.	To prov	ide
								compa	atibility v	vith futur	e produ	cts, the v	alue of	a reserv	•	
								prese	rved acr	oss a rea	aa-moai	fy-write o	operatio	n.		
10	D		OEIM		R/W		0	UART	Overru	n Error li	nterrupt	Mask				
								On a i	read, the	e current	mask fo	or the OE	IM inter	rupt is re	eturned.	
		Setting this bit to 1 promotes the OEIM interrupt to the interrupt controller. BEIM R/W 0 UART Break Error Interrupt Mask														ontroller.
9			BEIM		R/W		0	UART	Break B	Error Inte	errupt Ma	ask				
								On a	read, the	e current	mask fo	or the BE	IM inter	rupt is re	eturned.	
								Settin	g this bit	to 1 pror	notes the	e beim ir	nterrupt	to the int	errupt co	ontroller.
8			PEIM		R/W		0	UART	Parity E	Error Inte	errupt Ma	ask				
								On a i	read, the	e current	mask fo	or the PE	IM inter	rupt is re	eturned.	
								Settin	g this bit	to 1 pror	notes the	e peimir	nterrupt 1	to the inte	errupt co	ontroller.
7			FEIM		R/W		0		-	g Error li						
'							0			•	•	or the FE	TM intor	runt in ra	aturnod	
																ontrollor
								Setting	y ti iis bit			e FEIM İr	nenupri		enuproc	nuonei.
6			RTIM R/W 0 UART Receive Time-Out Interrupt Mask													
		On a read, the current mask for the RTIM interrupt is retu											eturned.			
								Settin	g this bit	to 1 pror	notes the	ertimir	nterrupt	to the int	errupt co	ontroller.
5			TXIM		R/W	R/W 0 UART Transmit Interrupt Mask										
								On a	read, the	e current	mask fo	or the TX	IM inter	rupt is re	eturned.	
								Settin	g this bit	to 1 pror	notes the	e TXIM ir	nterrupt	to the int	errupt co	ontroller.

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The UARTRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 Offset 0x03C Type RO, reset 0x0000.000F

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
							•	rese	rved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption								
31:'	11	I	reserved		RO	(0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of a	a reserv	•		
10)		OERIS		RO		0	UART	Overru	n Error F	Raw Inte	rrupt Sta	tus				
				Gives the raw interrupt state (prior to masking) of this interrupt. RO 0 UART Break Error Raw Interrupt Status													
9			BERIS		RO		0	UART	Break E	Error Ray	w Interru	upt Statu	S				
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.		
8			PERIS		RO		0	UART	Parity E	Error Rav	v Interru	pt Statu	5				
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.		
7			FERIS		RO		0	UART	Framin	g Error F	Raw Inte	rrupt Sta	tus				
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.		
6			RTRIS		RO		0	UART	Receive	e Time-C	Out Raw	Interrup	t Status				
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.		
5			TXRIS		RO		0	UART	Transm	iit Raw Ii	nterrupt	Status					
								Gives the raw interrupt state (prior to masking) of this interrupt.									
4			RXRIS		RO		0	UART Receive Raw Interrupt Status									
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.		
3:0)	I	reserved		RO		0xF	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of a	a reserv			

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The UARTMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 Offset 0x040 Type RO, reset 0x0000.0000

,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[· ·				1	rese	rved	I	1				1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[Î	14	reserved	12		OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS			rved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption									
31:	11		reserved		RO		0x00	comp	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of a	a reserv				
10)		OEMIS		RO		0					Interrupt						
					Gives the masked interrupt state of this interrupt. RO 0 UART Break Error Masked Interrupt Status													
9			BEMIS		RO		· ·											
							Gives the masked interrupt state of this interrupt.											
8			PEMIS		RO		0	UART	Parity E	Error Ma	sked Inte	errupt St	atus					
								Gives	the mas	sked inte	errupt sta	ate of this	s interru	ot.				
7			FEMIS		RO		0	UART	Framin	g Error N	Masked	Interrupt	Status					
								Gives	the mas	sked inte	errupt sta	ate of this	s interru	ot.				
6			RTMIS		RO		0	UART	Receiv	e Time-C	Dut Masl	ked Inter	rupt Sta	tus				
								Gives	the mas	sked inte	errupt sta	ate of this	s interru	ot.				
5			TXMIS		RO		0	UART	- Transm	nit Maske	ed Interr	upt Statu	IS					
								Gives	the mas	sked inte	errupt sta	ate of this	s interru	ot.				
4			RXMIS		RO		0	UART Receive Masked Interrupt Status										
			-		-		-	Gives the masked interrupt state of this interrupt.										
3:0	D		reserved		RO		0	Softw comp	are shou atibility v	uld not re vith futur	ely on the	e value o cts, the v fy-write o	of a rese value of a	rved bit. a reserv				

Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	00	1 1	20		20		rese						1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Гуре	RO	RO	RO	RO	RO	OEIC W1C	BEIC W1C	PEIC W1C	FEIC W1C	RTIC W1C	TXIC W1C	RXIC W1C	RO	RO	RO	R
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:'	11		reserved		RO		0x00	Softwa	are shou	ıld not re	ely on the	e value o	of a rese	erved bit	. To prov	/ide
								compa	atibility v	vith futur	e produ		alue of	a reserv	ved bit sh	
10)		OEIC		W1C		0	Overru	un Error	Interrup	t Clear					
								The O	EIC valu	ues are o	defined a	as follow	s:			
								Value	Descri	ption						
								0		ect on th	e interru	ıpt.				
								1	Clears	interrup	t.					
9			BEIC		W1C		0	Break	Error In	terrupt (Clear					
								The B	EIC valu	ues are o	defined a	as follow	s:			
								Value	Descri	ption						
								0	No effe	ect on th	e interru	ıpt.				
								1	Clears	interrup	t.					
8			PEIC		W1C		0	Parity	Error In	terrupt C	Clear					
								The P	EIC valu	ues are o	defined a	as follow	s:			
								Value	Descri	ption						
								0		ect on th	e interru	ıpt.				
								1	Clears	interrup	t.					
7			FEIC		W1C		0	Frami	ng Error	Interrup	t Clear					
								The F	EIC valu	ues are o	defined a	as follow	s:			
								Value	e Descri	ption						
								0		ect on th	e interru	ipt.				
												•				

Bit/Field	Name	Туре	Reset	Description
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear The RTIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear The TXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear The RXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · ·		I	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei									-			0			U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				PI	I D4 I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield	0 0 0 0 0 0 0 Name Type Reset					Reset	Descr	iption							
31					RO		0x00	comp	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID4		RO	0	x0000	UART	Periphe	eral ID R	egister[7	7:0]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	is periph	eral.

Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1 1 1			rese	rved	1	1			1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	rese	erved		1	1		1	1	PI	D5	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8					0x00	comp	atibility	with futur	e produ	ne value o ucts, the v lify-write o	alue of	a reser	•		
7:	0		PID5		RO	C	x0000	UART	Periph	eral ID R	egister	[15:8]				
	7:0 PID5 RO 0x0000 UART Perip Can be use								e used	by softwa	are to io	dentify the	e prese	nce of tl	his perip	heral.

Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		· · ·		I	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei									-			0			U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				PII	D6	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield	Name Type Re					Reset	Descr	iption							
31					RO		0x00	comp	are shou atibility w rved acro	/ith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		PID6		RO	0	x0000	UART	Periphe	eral ID R	egister[2	23:16]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	is periph	eral.

Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset									0						0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•	•				PI	D7	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID7		RO	0	x0000	UART	Periphe	eral ID R	egister[3	31:24]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	is periph	eral.

Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 Offset 0xFE0 Type RO, reset 0x0000.0011

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· · ·		1	rese	rved		1			ï	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1			1	PI	D0	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	8		reserved		RO		0x00	compa	atibility w	ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	D		PID0		RO		0x11	UART	Periphe	ral ID R	egister[7	7:0]				
								Can b	e used b	y softw	are to id	entify the	e preser	nce of th	is peripl	neral.

Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1				PI	D1	I	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp		vith futur	e produ	cts, the v	alue of	erved bit a reserv n.	•	
7:	0		PID1		RO		0x00	UART	Periphe	eral ID R	egister[²	15:8]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	s periph	eral.

Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		· · ·		1	rese	rved						1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	-		1		PI	D2		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descri	iption							
31	:8		reserved		RO		0x00	compa	atibility w	ith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:	0		PID2		RO		0x18	UART	Periphe	eral ID R	egister[23:16]				
								Can b	e used b	by softwa	are to id	entify the	e presen	ce of th	is peripl	neral.

Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· · ·		1	rese	rved I	1	1			1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	erved		1	1		T	1	l Pli	D3	1	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved	ł	RO		0x00	compa	atibility	with futur	e produ	ne value o ucts, the v lify-write o	alue of	a reser	•	
7:	0		PID3		RO		0x01	UART	Periph	eral ID R	egister	[31:24]				
								Can b	e used	by softw	are to io	dentify the	e presei	nce of tl	his perip	heral.

Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCelIID0)

UART0 base: 0x4000.C000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1 1		· · ·		1	rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	erved		•					CI	D0	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	/ith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		CID0		RO		0x0D	UART	⁻ PrimeC	ell ID Re	egister[7	:0]				
								Provid	des softw	vare a st	andard o	cross-pe	ripheral	identific	ation sy	stem.

Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei												0			0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	1				CII	D1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		CID1		RO		0xF0	UART	PrimeC	ell ID Re	egister[1	5:8]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · ·		1	rese	erved			1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					-		CI	D2	-	-	-
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
24	.0		racariad		DO		0.200	Coffu	ara ahau	ld not re	ly on the		of a raad	much hit	To prov	ido
31	.8		reserved		RO		0x00	comp	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv		
7:	0		CID2		RO		0x05	UART	PrimeC	ell ID Re	egister[2	3:16]				
								Provid	des softw	vare a st	andard	cross-pe	eripheral	identific	ation sy	stem.

Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCelIID3)

UART0 base: 0x4000.C000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					I	rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		•	1				CI	D3	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO	1	0x00	comp	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv		
7:	0		CID3		RO	(0xB1	UART	PrimeC	ell ID Re	egister[3	1:24]				
								Provid	des softw	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

12 Synchronous Serial Interface (SSI)


The Stellaris[®] Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris[®] SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

12.1 Block Diagram

Figure 12-1. SSI Module Block Diagram



12.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

12.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 25-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale (SSICPSR)** register (see page 294). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0 (SSICR0)** register (see page 287).

The frequency of the output clock SSIClk is defined by:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note that although the SSIClk transmit clock can theoretically be 12.5 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 455 to view SSI timing parameters.

12.2.2 FIFO Operation

12.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 291), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

12.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

12.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 295). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 297 and page 298, respectively).

12.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIC1k, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

12.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 12-2 on page 278 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 12-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 12-3 on page 278 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 12-3. TI Synchronous Serial Frame Format (Continuous Transfer)



12.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSICIk pin. If the SPO bit is High, a steady state High value is placed on the SSICIk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

12.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 12-4 on page 279 and Figure 12-5 on page 279.





Figure 12-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.





In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its

serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSIClk period after the last bit has been captured.

12.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 12-6 on page 280, which covers both single and continuous transfers.




Figure 12-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

12.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 12-7 on page 281 and Figure 12-8 on page 281.




Figure 12-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0





Figure 12-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

12.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 12-9 on page 282, which covers both single and continuous transfers.

SSICIk							
SSIFss					,		ſ
SSIRx—	(Q) <u>MSB</u> (X	X	4 to 16 bits		χ	<u>(LSB)</u> (Q)-
SSITx	MSB (X	X	X		χ	LSB

Figure 12-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

12.2.4.7 MICROWIRE Frame Format

Figure 12-10 on page 283 shows the MICROWIRE frame format, again for a single frame. Figure 12-11 on page 284 shows the same format when back-to-back frames are transmitted.




Figure 12-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIC1k after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.






Figure 12-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 12-12 on page 284 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





12.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.

- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

12.4 Register Map

Table 12-1 on page 285 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Table 12-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	287

Offset	Name	Туре	Reset	Description	See page
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	289
0x008	SSIDR	R/W	0x0000.0000	SSI Data	291
0x00C	SSISR	RO	0x0000.0003	SSI Status	292
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	294
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	295
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	297
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	298
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	299
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	300
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	301
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	302
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	303
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	304
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	305
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	306
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	307
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	308
0xFF4	SSIPCelIID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	309
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	310
0xFFC	SSIPCelIID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	311

12.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI Control 0 (SSICR0) SSI0 base: 0x4000.8000 Offset 0x000 Type R/W, reset 0x0000.0000																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		r r		I	rese	l erved	l .	1	1	I	í	ſ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	SCR				•	SPH SPO		FRF		DSS			
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	Bit/Field		Name Type Re			Reset	Description									
31:	31:16		reserved RO 0			0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
15	15:8		SCR		R/W	0x0000		SSI Serial Clock Rate								
							The value ${\tt SCR}$ is used to generate the transmit and receive bit rate of the SSI. The bit rate is:									
								BR=FSSIClk/(CPSDVSR * (1 + SCR))								
									where CPSDVSR is an even value from 2-254 programmed in the SSICPSR register, and SCR is a value from 0-255.							
7	7		SPH		R/W	0	SSI Serial Clock Phase									
							This bit is only applicable to the Freescale SPI Format.									
								The SPH control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge.								
							When the ${\tt SPH}$ bit is 0, data is captured on the first clock edge transition. If ${\tt SPH}$ is 1, data is captured on the second clock edge transition.									
6	6		SPO			0		SSI Serial Clock Polarity								
							This b	This bit is only applicable to the Freescale SPI Format.								
									When the SPO bit is 0, it produces a steady state Low value on the SSIClk pin. If SPO is 1, a steady state High value is placed on the SSIClk pin when data is not being transferred.							

Bit/Field	Name	Туре	Reset	Description						
5:4	FRF	R/W	0x0	SSI Frame Format Select						
				The FRF values are defined as follows:						
				Value Frame Format						
				0x0 Freescale SPI Frame Format						
				0x1 Texas Intruments Synchronous Serial Frame Format						
				0x2 MICROWIRE Frame Format						
				0x3 Reserved						
3:0	DSS	R/W	0x00	SSI Data Size Select						
				The DSS values are defined as follows:						
				Value Data Size						
				0x0-0x2 Reserved						
				0x3 4-bit data						
				0x4 5-bit data						
				0x5 6-bit data						
				0x6 7-bit data						
				0x7 8-bit data						
				0x8 9-bit data						
				0x9 10-bit data						
				0xA 11-bit data						
				0xB 12-bit data						
				0xC 13-bit data						
				0xD 14-bit data						
				0xE 15-bit data						
				0xF 16-bit data						

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Col SSI0 base Offset 0x0 Type R/W	e: 0x400 004	0.8000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•				•	rese	erved					•		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•	· ·	res	erved					'	SOD	MS	SSE	LBM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	ription							
31:	:4	reservedRO0x00Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.SODR/W0SSI Slave Mode Output Disable														
3																
	3 SOD R/W 0 SSI Slave Mode Output Disable This bit is relevant only in the Slave mode (MS=1). In multiple-slave systems, it is possible for the SSI master to broadcast a message to slaves in the system while ensuring that only one slave drives data of the serial output line. In such systems, the TXD lines from multiple slave could be tied together. To operate in such a system, the SOD bit car configured so that the SSI slave does not drive the SSITx pin. The SOD values are defined as follows: Value Description 0 SSI can drive SSITx output in Slave Output mode. 1 SSI must not drive the SSITx output in Slave mode.												ge to all ata onto e slaves			
2			MS		R/W		0	SSI M	laster/SI	ave Sele	ect					
									oit select disable			ve mode	and can	be mod	lified onl	y when
	The MS values are defined as follows:															
								Value	e Descri	ption						
	0 Device configured as a master.															
								1	Device	e configu	ired as a	a slave.				

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				The SSE values are defined as follows:
				Value Description
				0 SSI operation disabled.
				1 SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				The LBM values are defined as follows:
				Value Description
				0 Normal serial port operation enabled.

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved	1				1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		l	1	DA	ATA	1	I			I	I	'
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved	l	RO	0	x0000	compa	are shou atibility w rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
15	:0		DATA		R/W	0.	x0000	0000 SSI Receive/Transmit Data A read operation reads the receive FIFO. A write operation writes the								tes the

A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

SSI Status (SSISR)

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1					rese	rved	1		1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RC 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		r	1		1 1	reserved	r	1	1	1	r	BSY	RFF	RNE	TNF	TF
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	Ri 1
Bit/Fi	ield		Name		Туре	5	Reset	Descr	intion							
			Name													
31:	5		reserved		RO	(00x0	compa	atibility v		e produ	cts, the	value of	erved bit a reserv n.		
4			BSY		RO		0	SSI B	usy Bit							
The BSY values are defined as follows:																
Value Description																
								0	SSI is							
1 SS										currently nit FIFO			d/or rec	eiving a	frame, o	r the
3			RFF		RO		0	SSI R	eceive F	FIFO Ful	I					
								The R	FF value	es are de	efined a	s follows	:			
								Value	e Descri	ption						
								0	Receiv	/e FIFO	is not fu	11.				
								1	Receiv	/e FIFO	is full.					
2			RNE		RO		0	SSI R	eceive F	FIFO Not	t Empty					
								The R	NE value	es are de	efined a	s follows	:			
								Value	e Descri	ption						
								0	Receiv	/e FIFO	is empty	/.				
								1	Receiv	/e FIFO	is not er	npty.				
1			TNF		RO		1	SSI T	ransmit	FIFO No	t Full					
								The T	NF value	es are de	efined a	s follows	:			
								Value	e Descri	ption						
								0			is full.					
	0 Transmit FIFO is full. 1 Transmit FIFO is not full.															

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The ${\tt TFE}$ values are defined as follows:
				Value Description
				0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI Clock Prescale (SSICPSR) SSI0 base: 0x4000.8000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		, , , , , , , , , , , , , , , , , , ,		1	rese	rved	1		1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1	rese	rved		T	1		1		CPSE	DVSR	T	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	8	reserved RO 0x00						Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7:0	7:0 CPSDVSR R/W 0x00 SSI Clock Prescale I This value must be a									umber fro	om 2 to	254, de	pending	on the		

This value must be an even number from 2 to 254, depending on the frequency of SSIC1k. The LSB always returns 0 on reads.

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI Interrupt Mask (SSIIM) SSI0 base: 0x4000.8000 Offset 0x014 Type R/W, reset 0x0000.0000

Type RO R	RO RO 0 0 1 0												
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0												
reserved TXIM RXIM F	RTIM RORIM												
	R/W R/W												
Reset 0 <td>0 0</td>	0 0												
Bit/Field Name Type Reset Description													
31:4 reserved RO 0x00 Software should not rely on the value of a reserved bit. To													
compatibility with future products, the value of a reserved preserved across a read-modify-write operation.	bit should be												
3 TXIM R/W 0 SSI Transmit FIFO Interrupt Mask	·												
The TXIM values are defined as follows:	The TXIM values are defined as follows:												
Value Description													
0 TX FIFO half-full or less condition interrupt is mas	sked.												
1 TX FIFO half-full or less condition interrupt is not r	masked.												
2 RXIM R/W 0 SSI Receive FIFO Interrupt Mask													
The RXIM values are defined as follows:													
Value Description													
0 RX FIFO half-full or more condition interrupt is ma	asked.												
1 RX FIFO half-full or more condition interrupt is not	ot masked.												
1 RTIM R/W 0 SSI Receive Time-Out Interrupt Mask													
The RTIM values are defined as follows:													
Value Description													
0 RX FIFO time-out interrupt is masked.													
1 RX FIFO time-out interrupt is not masked.													

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask The RORIM values are defined as follows:
				Value Description 0 RX FIFO overrun interrupt is masked.

1 RX FIFO overrun interrupt is not masked.

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI0 bas Offset 0x Type RO	018)8													
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1	1	· ·		1	rese	rved			1	1	1	1	1
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0		0	0			-	0	U	U	0	0	U	U	U	U	U
	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					•		re	served						TXRIS	RXRIS	RTRIS	RORRIS
Туре	RO		RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0		0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
Bit/F	ield																
31	:4	reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.															
3				TXRIS		RO		1	SSI T	ransmit	FIFO Ra	w Interr	upt Stati	us			
										ites that					ess, whe	n set.	
2				RXRIS		RO		0	SSI R	eceive F	IFO Rav	w Interru	ipt Statu	IS			
		Indicates that the receive FIFO is half full or more, when set.															
1				RTRIS		RO		0	SSI R	eceive 7	ime-Out	Raw In	terrupt S	Status			
									Indica	ites that	the rece	ive time	-out has	occurre	d, when	set.	
0			l	RORRIS	;	RO		0	SSI R	eceive (Overrun	Raw Inte	errupt St	atus			
	Indicates that the receive FIFO has overflowed, when set.																

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The SSIMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt St	atus (SSIMIS)
-------------------------	---------------

SSI0 base: 0x4000.8000 Offset 0x01C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		T	1 1		1 1		1	rese	rved	r – – – – – –		r		i	r	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		1			· ·	rese	erved	· ·					TXMIS	RXMIS	RTMIS	RORMIS			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
					_														
Bit/F	ield		Name		Туре	F	Reset	Descri	ption										
31:	4		reserved		RO		0	D Software should not rely on the value of a reserved bit. To provide											
								compatibility with future products, the value of a reserved bit should											
								preser	ved acr	oss a rea	ad-modi	fy-write	operatio	n.					
3			TXMIS		RO		0	SSI Tr	ansmit I	FIFO Ma	sked In	terrupt S	Status						
												•	f full or le	an who	n oot				
								inuica	les mai	ule trans				55, WIE	n sei.				
2			RXMIS		RO		0	SSI Re	eceive F	FIFO Ma	sked Inte	errupt S	tatus						
								Indica	tes that	the rece	ive FIFC) is half	full or m	ore. whe	en set.				
														, -					
1			RTMIS		RO		0	SSI Receive Time-Out Masked Interrupt Status											
								Indicates that the receive time-out has occurred, when set.											
~							0)	Maalia -	late							
0			RORMIS		RO		0	551 Re	eceive	Overrun I	viasked	interrup	or Status						
								Indica	tes that	the rece	ive FIFC) has ov	erflowed	l, when s	set.				

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Inte SSI0 base Offset 0x0	e: 0x400	Clear (S 00.8000	SIICR)													
	C, reset	0x0000.00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•		 		rese	erved			l	•	· ·	l	RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.															
1			RTIC		W1C		0		eceive T			ot Clear as follow	/s:			
								Value 0	Descri	ption ect on in	formunt					
								1		interrup						
									olearo	interrup						
0			RORIC		W1C		0	SSI R	eceive C	Verrun	nterrupt	Clear				
								The R	ORIC VA	lues are	defined	l as follo	WS:			
	Value Description															
								0	No effe	ect on in	terrupt.					
								1	Clears	interrup	t.					

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1 1				1	rese	rved		1			1		
Type	RO	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO
Reset	0	U	0	U	U	0	0	0	0	0	0	0	U	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		1	1				PI	D4	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	8 reserved RO 0x00 Software sho compatibility preserved act										e produ	cts, the v	alue of	a reserv		
7:	0		PID4		RO		0x00	SSI P	eriphera	I ID Reg	ister[7:0]				
								Can b	e used b	by softwa	are to id	entify the	e preser	ice of thi	s periph	eral.

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
riccor	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			rved		ı	· · · ·				PI		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			Mana		T		- +	Deere								
Bit/F	leid		Name		Туре	ł	Reset	Descr	iption							
31	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acre	ith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		PID5		RO		0x00	SSI P	eriphera	I ID Reg	ister[15:	8]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	s periph	eral.

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·			rese	rved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[•	1 1		rved	10	1	1			, <u> </u>	PI		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility w	vith futur	ely on the re produc ad-modif	cts, the v	alue of	a reserv	•	
7:0	0		PID6		RO		0x00	SSI P	eriphera	I ID Reg	ister[23:	16]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	is periph	eral.

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · ·		1	rese	rved					1	1	1
Type	RO	RO	RO	RO 0	RO 0	RO 0	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO
Reset	0	0	0				0	0	0	0	0	0	U	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved		•	•				PII	D7	1	•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name						iption							
31	:8		reserved		RO		0x00	compa	atibility w	vith futur	ely on the re produc ad-modif	cts, the v	alue of	a reserv	•	
7:	0		PID7		RO		0x00	SSI P	eriphera	I ID Reg	ister[31:	24]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	ice of th	is periph	eral.

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı	1 1	rese	rved		T	1		r	l I	PII	D0	ì	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8	reserved RO 0 Software should not rely compatibility with future preserved across a read									e produ	cts, the v	alue of	a reserv	•	
7:0	0		PID0		RO		0x22	SSI P	eriphera	I ID Reg	ister[7:0]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	is periph	eral.

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
riccor	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	· · · ·		rved	10	1					PI		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
					51											
31:	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID1		RO		0x00	SSI P	eriphera	I ID Reg	ister [15	:8]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of thi	s periph	eral.

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[10	1	1 1		rved	10	1	1		, <u> </u>	, <u> </u>		D2	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8	reserved RO 0x00 Software should n compatibility with f preserved across									e produc	cts, the v	alue of	a reserv	•	
7:0	0		PID2		RO		0x18	SSI P	eriphera	I ID Reg	ister [23	:16]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	is periph	eral.

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·			rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
riccor	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		rved	10						PI		1	· ·	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/F	ield		Name	ame Type Reset Description												
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acre	/ith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		PID3		RO		0x01	SSI P	eriphera	I ID Reg	ister [31	:24]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	s periph	eral.

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					1	rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				CI	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ïeld		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID0		RO		0x0D	SSI P	rimeCell	ID Regi	ster [7:0]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , ,		I	rese	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report															ů	
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			•				CI	D1	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	31:8 reserved RO 0x00								are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID1		RO		0xF0	SSI P	rimeCell	ID Regi	ster [15:	:8]				
								Provid	des softw	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			г т				1	rese	erved					1	I	1
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	•				CII	52	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	31:8 reserved RO 0x00 Software compati								atibility v	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID2		RO		0x05	SSI P	rimeCell	ID Regi	ster [23	:16]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · ·		1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Nesei															Ū	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				CI	D3		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8	3 reserved RO 0x00 Sof con								ith futur/	e produ	e value o cts, the v fy-write o	alue of	a reserv		
7:	0		CID3		RO		0xB1	SSI P	rimeCell	ID Regi	ster [31:	24]				
								Provid	les softw	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

13 Inter-Integrated Circuit (I²C) Interface

The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S2110 microcontroller includes one I^2C module, providing the ability to interact (both send and receive) with other I^2C devices on the bus.

Devices on the I²C bus can be designated as either a master or a slave. The Stellaris[®] I²C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. There are a total of four I²C modes: Master Transmit, Master Receive, Slave Transmit, and Slave Receive. The Stellaris[®] I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts; the I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error) and the I^2C slave generates interrupts when data has been sent or requested by a master.

13.1 Block Diagram






Figure 13-1. I²C Block Diagram

13.2 Functional Description

The I²C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I²C bus configuration is shown in Figure 13-2 on page 313.

See "I²C" on page 454 for I²C timing diagrams.





13.2.1 I²C Bus Functional Overview


The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris[®] microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are high.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 313) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

13.2.1.1 START and STOP Conditions


The protocol of the I^2C bus defines two states to begin and end a transaction: START and STOP. A high-to-low transition on the SDA line while the SCL is high is defined as a START condition, and a low-to-high transition on the SDA line while SCL is high is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 13-3 on page 313.






13.2.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 13-4 on page 314. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (\mathbb{R}/S bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.



The first seven bits of the first byte make up the slave address (see Figure 13-5 on page 314). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.

Figure 13-5. R/S Bit in First Byte




13.2.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is low (see Figure 13-6 on page 314).

Figure 13-6. Data Validity During Bit Transfer on the I²C Bus

Figure 13-4. Complete Data Transfer with a 7-Bit Address



13.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 314.

When a slave receiver does not acknowledge the slave address, SDA must be left high by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

13.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is high. During arbitration, the first of the competing master devices to place a '1' (high) on SDA while another master transmits a '0' (low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

13.2.2 Available Speed Modes

The I²C clock rate is determined by the parameters: CLK_PRD, TIMER_PRD, SCL_LP, and SCL_HP.

where:

CLK_PRD is the system clock period

 SCL_LP is the low phase of SCL (fixed at 6)

 SCL_{HP} is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I²C Master Timer Period (I2CMTPR) register (see page 332).

The I²C clock period is calculated as follows:

SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
```

yields a SCL frequency of:

1/T = 333 Khz

Table 13-1 on page 315 gives examples of timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 Mhz	0x01	100 Kbps	-	-
6 Mhz	0x02	100 Kbps	-	-
12.5 Mhz	0x06	89 Kbps	0x01	312 Kbps
16.7 Mhz	0x08	93 Kbps	0x02	278 Kbps
20 Mhz	0x09	100 Kbps	0x02	333 Kbps
25 Mhz	0x0C	96.2 Kbps	0x03	312 Kbps

Table 13-1. Examples of I²C Master Timer Period versus Speed Mode

13.2.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I²C master and I²C modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

13.2.3.1 I²C Master Interrupts

The I²C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I²C master interrupt, software must write a '1' to the I²C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR bit in the I²C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the I²C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the **I²C Master Raw Interrupt Status (I2CMRIS)** register.

13.2.3.2 I²C Slave Interrupts

The slave module generates interrupts as it receives requests from an I^2C master. To enable the I^2C slave interrupt, write a '1' to the I^2C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I^2C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I^2C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a '1' to the I^2C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Slave Raw Interrupt Status (I2CSRIS) register.

13.2.4 Loopback Operation

The I²C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I²C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.


13.2.5 Command Sequence Flow Charts

This section details the steps required to perform the various I²C transfer types in both master and slave mode.

13.2.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the I²C master.

Figure 13-7. Master Single SEND







Figure 13-8. Master Single RECEIVE








Figure 13-10. Master Burst RECEIVE




Figure 13-11. Master Burst RECEIVE after Burst SEND





Figure 13-12. Master Burst SEND after Burst RECEIVE

13.2.5.2 I²C Slave Command Sequences

Figure 13-13 on page 323 presents the command sequence available for the I^2C slave.





13.3 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I²C Master by writing the I2CMCR register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1; TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1; TPR = 9

Write the I2CMTPR register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- Initiate a single byte send of the data from Master to Slave by writing the I2CMCS register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

13.4 I²C Register Map

Table 13-2 on page 324 lists the I^2C registers. All addresses given are relative to the I^2C base addresses for the master and slave:

- I²C Master 0: 0x4002.0000
- I²C Slave 0: 0x4002.0800

Table 13-2. Inter-Integrated Circuit (I²C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page		
I ² C Master							
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	326		
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	327		
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	331		
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	332		
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	333		
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	334		
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	335		
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	336		
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	337		
I ² C Slave							
0x000	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	339		
0x004	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	340		
0x008	I2CSDR	R/W	0x0000.0000	I2C Slave Data	342		
0x00C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	343		

Offset	Name	Туре	Reset	Description	See page
0x010	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	344
0x014	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	345
0x018	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	346

13.5 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I²C master registers, in numerical order by address offset. See also "Register Descriptions (I2C Slave)" on page 338.

Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

I2C Master Slave Address (I2CMSA)

I2C Master 0 base: 0x4002.0000 Offset 0x000 Type R/W, reset 0x0000.0000

Type IV	, 16361 (10000.00	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved			1	1	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		1	1				SA	1	1	1	R/S
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31:			Name reserved		Type RO		Reset 0x00	comp	are shou atibility v	vith futur	e produ	e value o cts, the v	value of	a reserv	•	
7:	1		SA		R/W		0	I ² C SI	ave Add	ress						
								This f	eld spec	cifies bits	A6 thro	ough A0	of the sl	ave add	ress.	
0			R/S		R/W		0	Recei	ve/Send							
								The R (Low)		pecifies i	f the ne	xt operat	tion is a	Receive	(High)	or Send
								Value	e Descri	ption						

0 Send.

1 Receive.

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I^2C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I^2C bus controller requires no further data to be sent from the slave transmitter.

Read-Only Status Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			і і			rese	rved	і і		1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[15	1	10	12	reserved	10	1	1	,	BUSBSY	IDLE	ARBLST		ADRACK	ERROR	BUSY
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:7	l	reserved		RO		0x00	compa	atibility v	uld not re vith future oss a rea	e produ	cts, the v	alue of	a reserv	•	
6		I	BUSBSY		RO		0	Bus B	usy							
								otherv	•	ies the st bus is id ons.					•	
5			IDLE		RO		0	I ² C Idl	е							
									•	ies the I ² controlle			te. If set,	the con	troller is	idle;
4			ARBLST		RO		0	Arbitra	ation Lo	st						
									•	ies the re nerwise, t				-	controll	er lost

Bit/Field	Name	Туре	Reset	Description
3	DATACK	RO	0	Acknowledge Data
				This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error
				This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	RO	0	I ² C Busy
				This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

Write-Only Control Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1				rese	rved	1	1	1	1	1		
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	· ·	res	served	1	1	1	1	1	ACK	STOP	START	RUN
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	wo	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31	:4		Name	d	Type WO		Reset 0x00	comp prese	are shou atibility v rved acr	vith futur oss a re	re produ ad-modi	cts, the v	alue of	a reserv	•	
3	i		ACK		WO		0		Acknowl i set, cau	0		ta byte to	be ackr	nowledge	ed auton	natically
									e master.					0		,
2	2		STOP		WO		0	Gene	rate STC	OP						
									i set, cau ling in Ta		-		e STOP	conditic	n. See f	eld

Bit/Field	Name	Туре	Reset	Description
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 13-3 on page 329.
0	RUN	WO	0	I ² C Master Enable
				When set, allows the master to send or receive data. See field decoding in Table 13-3 on page 329.

Table 13-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

Current	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	1
Idle	0	X ^a	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).
	0	х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-o	perations.	NOP.
Master Transmit	х	Х	0	0	1	SEND operation (master remains in Master Transmit state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state).
	Х	Х	1	0	1	SEND followed by STOP condition (master goes to Idle state).
	0	Х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-o	perations.	NOP.

Current	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	1
Master Receive	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). ^b
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other co	mbination	s not listed	are non-op	perations.	NOP.

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

Register 3: I²C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C Mast Offset 0x	i ster Da er 0 base 008 V, reset 0x	0x4002	2.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	, I		1 1		r r 1		1	rese	rved	1		ì	1	i i	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		1	1		1	r	l Di	ATA	1	1	·]
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	icts, the	of a rese value of operatio	a reserv	•	
7:	0		DATA		R/W		0x00	Data ⁻	Transfer	red						
								Data t	transferr	ed durin	g transa	action.				

I2C Master Timer Period (I2CMTPR)

Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

et 0x0 e R/W		x0000.00	01													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	rved					1	8	T	PR	1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/Fi			Maria		Tuno		Reset	D	intion							
	eid		Name		Туре		Reser	Descr	iption							
31:		ı	reserved		RO		0x00	Softwa compa	are shoi atibility v	uld not re with futur ross a re	e produ	cts, the	value of	a reserv	•	
	8	I						Softwa compa prese	are shoi atibility v	with futur ross a re	e produ	cts, the	value of	a reserv	•	
31:	8	ı	reserved		RO		0x00	Softwa compa prese SCL 0	are shou atibility v rved acr Clock Pe	with futur ross a re	e produ ad-modi	cts, the fy-write	value of operatio	a reserv n.	•	
31:	8	1	reserved		RO		0x00	Softwa compa prese SCL (This fi	are shor atibility v rved acr Clock Pe feld sper	with futur ross a re eriod	e produ ad-modi	cts, the v fy-write of the S	value of operatio CL clock	a reserv n.	ed bit sh	nould
31:	8		reserved		RO		0x00	Softwa compa prese SCL (This fi	are shou atibility v rved acr Clock Pe feld spece PRD =	with futur ross a re eriod cifies the	e produ ad-modi	cts, the v fy-write of the S	value of operatio CL clock	a reserv n.	ed bit sh	nould
31:	8		reserved		RO		0x00	Softwa compa preset SCL C This fi SCL_1 where	are shou atibility v rved acr Clock Pe eld sper PRD =	with futur ross a re eriod cifies the	e produc ad-modi e period (TPR)*	cts, the v fy-write of the So	value of operatio CL clock P + SC	a reserv n.	ed bit sh	nould
31:	8		reserved		RO		0x00	Softwa compa preset SCL C This fi SCL_1 where	are shor atibility v rved acr Clock Pe ield sper PRD = :: PRD is th	with futur ross a re eriod cifies the 2*(1 +	e produ ad-modi period (TPR)*	cts, the v fy-write of the So (SCL_L d (I ² C c	value of operatio CL clock P + SC lock).	a reserv n. L_HP)*	ed bit sh	nould
31:	8		reserved		RO		0x00	Softwa compa prese SCL (This fi SCL_1 where SCL_1 TPR is	are shor atibility v rved acr Clock Pe leld spe PRD = : PRD is the s the Tin	with futur ross a re eriod cifies the 2*(1 + he SCL li	e produ ad-modi period TPR)*	cts, the v fy-write of the St (SCL_L d (I ² C c er value	value of operatio CL clock P + SC lock). (range c	a reserv n. L_HP)*	ed bit sh	nould

Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offset 0x	010	e: 0x4002. 0x0000.00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	· · · ·	1		1	rese	rved			1		1		,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	ì	1 1	Î		1	reserved				1	1	Î		ІМ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31	:1	I	reserved	I	RO		0x00	compa	atibility v	vith futur	e produ	ie value o icts, the v ify-write o	alue of	a reserv	•	
0			IM		R/W		0	Interru	ipt Mask	(
								This b	it contro	ls wheth	ier a rav	w interrup	ot is pror	noted to	a contr	oller

This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

I2C Master Interrupt Mask (I2CMIMR)

Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C Master 0 base: 0x4002.0000 Offset 0x014 Type RO, reset 0x0000.0000

1,900 1.00	, 10001 0/															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1 1				1	rese	rved		1	i				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					1	reserved			1	1				RIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:1		reserved		RO		0x00	compa	atibility w	ith futur	re produ	e value o cts, the v fy-write o	alue of	a reserv	•	
C)		RIS		RO		0	Raw I	nterrupt	Status						
									•			rupt state			0,	

master block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked	Interrupt Status	(I2CMMIS)
-------------------	------------------	-----------

I2C Master 0 base: 0x4002.0000 Offset 0x018 Type RO, reset 0x0000.0000

	·															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· · ·		1	rese	rved		1			1	1	
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	•				reserved	1				1		•	MIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ïeld		Name		Туре	I	Reset	Descri	iption							
31	:1		reserved	I	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv		
0)		MIS		RO		0	Maske	ed Interr	upt Stati	us					
								This bi	it specifi	es the ra	w interru	upt state	(after m	asking) (of the I ² C	master

block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

I2C Master Interrupt Clear (I2CMICR)

Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

		enupt		CivilOr	v)											
Offset 0x	01C	e: 0x4002 x0000.000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i	1 1		r r L		r	resei	rved			r	1 1		I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	, ,		г г 1		1	reserved				I	1		1	IC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31	:1	I	reserved		RO		0x00	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv	•	
0)		IC		WO		0	Interru	ipt Clea	r						
								This b	it contro	Is the cle	earing o	f the raw	/ interrup	ot. A writ	e of 1 cl	ears the

This bit controls the clearing of the raw interrupt. A write of 1 clears the interrupt; otherwise, a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C Maste Offset 0x	020															
Type R/W	v, reset u 31	30 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	· · · · ·	Í		1	rese	rved					r r		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		reser	ved	1	· · ·			SFE	MFE		reserved		LPBK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31	:6		reserved		RO		0x00	compa	atibility w	ith futur	e produ		alue of	erved bit. a reserve n.	•	
5	i		SFE		R/W		0	This b	it specifi		her the i			perate in a mode is c		
4			MFE		R/W		0	I ² C Ma	aster Fu	nction E	nable					
								set, M	aster mo		nabled; o			erate in I er mode i		
3:	1		reserved		RO		0x00	compa	atibility w	ith futur/	e produ		alue of	erved bit. a reserve n.		
0)		LPBK		R/W		0	I ² C Lo	opback							
								Loopb	ack moo	de. If set	, the dev	vice is pu	ut in a te	ating nor est mode normally.		

I2C Master Configuration (I2CMCR) I2C Master 0 base: 0x4002.0000

13.6 Register Descriptions (I2C Slave)

The remainder of this section lists and describes the l^2C slave registers, in numerical order by address offset. See also "Register Descriptions (l^2C Master)" on page 325.

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris[®] I^2C device on the I^2C bus.

I2C Slave Offset 0x0 Type R/W	000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	1	1			1	rese	rved	1	1	1	1		1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	reserved		1	1	1		1	1	OAR		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:7		reserved	1	RO		0x00	compa	atibility v	with futur	e produ	ne value ucts, the lify-write	value of	a reserv		
6:	0		OAR		R/W		0x00	I ² C SI	ave Ow	n Addres	SS					
								This fi	ield spe	cifies bit	s A6 thr	ough A0	of the sl	ave ado	Iress.	

I2C Slave Own Address (I2CSOAR)

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris[®] device detects its own slave address and receives the first data byte from the I²C master. The Receive Request (RREQ) bit indicates that the Stellaris[®] I²C device has received a data byte from an I²C master. Read one data byte from the I²C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris[®] I²C device is addressed as a Slave Transmitter. Write one data byte into the I²C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris[®] l^2C slave operation.

Read-Only Status Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 Offset 0x004 Type RO, reset 0x0000.0000

Type ite,	16361 0															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Ì	Ì	1 1		1	rese	rved	Í						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reserved	· ·						FBR	TREQ	RREQ
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31	:3		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
2	!		FBR		RO		0	First B	syte Rec	eived						
								This bi	it is only	valid wh	en the R	wing the REQ bit is n the I2C	set, and	l is autor		
								Note:	This	s bit is no	ot used t	for slave	transmi	t operati	ons.	
1			TREQ		RO		0	Transr	mit Req	uest						
								transm transm been v	nit reque	ests. If se d uses c o the I2C	et, the l ² lock stre	he I ² C sl C unit ha etching to gister. Ot	as been o delay t	address he mast	ed as a er until d	slave ata has
0	1		RREQ		RO		0	Receiv	ve Requ	iest						
								receive the I ² C data h	e reque C maste	sts. If se r and use n read fro	t, the I ² (es clock	the I ² C s C unit ha stretchir 2CSDR r	s outsta ng to de	nding re lay the n	ceive da naster u	ta from ntil the

Write-Only Control Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 Offset 0x004 Type WO, reset 0x0000.0000

1300 110	, 10001 0		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	, ,		· · ·		T	rese	rved			· · · ·			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	, ,				1	reserved				· · · · ·			1	DA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:1		reserved		RO		0x00	compa	atibility w	ith futur/	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
0			DA		WO		0	Device	e Active							
								Value	Descri	otion						

0 Disables the I²C slave operation.

1 Enables the I²C slave operation.

Register 12: I²C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C Sla	ve Dat	a (I2CS	DR)													
I2C Slave Offset 0x0 Type R/W	800															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			ſ		1	rese	l erved I	1	I	I	1 I		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	r		ſ	1	D/	I ATA		T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	r	reserved		RO		0x00	compa	atibility v	uld not re with futur ross a rea	e produ	cts, the	value of a	a reserv	•	
7:0	0		DATA		R/W		0x0	Data f	for Trans	sfer						
								This fi opera		ains the o	data for	transfer	during a	slave re	ceive or	transmit

Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offset 0x	00C	e: 0x4002.(0x0000.00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	· · ·	r		1	rese	rved			1		r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	ı ı	ſ		1	reserved				1		I	r	IM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31	:1		reserved	1	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
0			IM		R/W		0	Interru	ipt Mask	K						
								This b	it contro	ls wheth	ier a rav	v interrup	ot is pror	noted to	a contr	oller

This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

I2C Slave Interrupt Mask (I2CSIMR)

Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

I2C Slave Ray	v Interrupt Status	(I2CSRIS)
---------------	--------------------	-----------

I2C Slave 0 base: 0x4002.0800 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	rese	rved	1				1		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•					•	reserved					1		1	RIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
React	0	Ū	0	0	Ū	U	0	0	Ū	Ū	0	Ū	Ū	0	0	Ū
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:1		reserved	1	RO		0x00	compa	atibility v	vith futur	e produ	ie value o icts, the v ify-write o	alue of	a reserv	•	
0			RIS		RO		0	Raw I	nterrupt	Status						
									•			rupt state is pendir			0,	

pending.

November 29, 2007

Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

I2C Slave Masked	I Interrupt Status	(I2CSMIS)
------------------	--------------------	-----------

I2C Slave 0 base: 0x4002.0800 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•						rese	rved I		1				1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1				1	reserved	1		1			1	1	MIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F		0	Name	Ū	Туре		Reset	Descr	-	Ū	Ū	Ū	Ū	Ū	Ū	0
31	:1		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
0)		MIS		RO		0	Maske	ed Interr	upt State	us					
								This b	it specif	ies the ra	aw interr	upt state	e (after n	nasking	of the I ²	C slave

block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

I2C Slave Interrupt Clear (I2CSICR)

Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt.

I2C Slave Offset 0x0 Type WO	018															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	, , , , , , , , , , , , , , , , , , ,			rese	rved	1		1	1	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	Ì	Ì	r r 1		ì	reserved		Ì		Ì	1	Î	Ì	IC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31:	:1		reserved		RO		0x00	compa	atibility v	uld not re vith futur oss a re	e produ	cts, the v	value of	a reserv	•	
0)		IC		WO		0	Clear	Interrup	t						
								This b	it contro	ls the cl	earing o	f the raw	interrup	ot. A writ	e of 1 cl	ears the

This bit controls the clearing of the raw interrupt. A write of 1 clears the interrupt; otherwise a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

14 Controller Area Network (CAN) Module

14.1 Controller Area Network Overview

Controller Area Network (CAN) is a multicast shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical). Bit rates up to 1 Mbps are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500 m).


14.2 Controller Area Network Features

The Stellaris[®] CAN module supports the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects
- Each message object has its own identifier mask
- Maskable interrupt
- Disable Automatic Retransmission mode for Time Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode
- Gluelessly attach to an external CAN PHY through the CANOTX and CANORX pins

14.3 Controller Area Network Block Diagram

Figure 14-1. CAN Module Block Diagram



14.4 Controller Area Network Functional Description

The CAN module conforms to the CAN protocol version 2.0 (parts A and B). Message transfers that include data, remote, error, and overload frames with an 11-bit identifier (standard) or a 29-bit identifier (extended) are supported. Transfer rates can be programmed up to 1 Mbps.

The CAN module consists of three major parts:

- CAN protocol controller and message handler
- Message memory
- CAN register interface

The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.

The message object memory is a set of 32 identical memory blocks that hold the current configuration, status, and actual data for each message object. These are accessed via the CAN message object register interface. The message memory is not directly accessable in the Stellaris[®] memory map, so the Stellaris[®] CAN controller provides an interface to communicate with the message memory.

The CAN message object register interface provides two register sets for communicating with the message objects. Since there is no direct access to the message object memory, these two interfaces must be used to read or write to each message object. The two message object interfaces allow parallel access to the CAN controller message objects when multiple objects may have new information that needs to be processed.

14.4.1 Initialization

The software initialization is started by setting the INIT bit in the **CAN Control (CANCTL)** register, with software or by a hardware reset, or by going bus-off, which occurs when the transmitter's error counter exceeds a count of 255. While INIT is set, all message transfers to and from the CAN bus are stopped and the status of the CAN transmit output is recessive (High). Entering the initialization state does not change the configuration of the CAN controller, the message objects, or the error counters. However, some configuration registers are only accessible when in the initialization state.

To initialize the CAN controller, set the **CAN Bit Timing (CANBIT)** register and configure each message object. If a message object is not needed, it is sufficient to set it as not valid by clearing the MsgVal bit in the **CANIFnARB2** register. Otherwise, the whole message object has to be initialized, as the fields of the message object may not have valid information causing unexpected results. Access to the **CAN Bit Timing (CANBIT)** register and to the **CAN Baud Rate Prescalar Extension (CANBRPE)** register to configure the bit timing are enabled when both the INIT and CCE bits in the **CANCTL** register are set. To leave the initialization state, the INIT bit must be cleared. Afterwards, the internal Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (Bus Idle) before it takes part in bus activities and starts message transfers. The initialization of the message objects is independent of being in the initialization state and can be done on the fly, but message objects should all be configured to particular identifiers or set to not valid before the BSP starts the message transfer. To change the configuration of a message object during normal operation, set the MsgVal bit in the **CANIFnARB2** register to 0 (not valid). When the configuration is completed, MsgVal is set to 1 again (valid).

14.4.2 Operation

Once the CAN module is initialized and the INIT bit in the **CANCTL** register is reset to 0, the CAN module synchronizes itself to the CAN bus and starts the message transfer. As messages are received, they are stored in their appropriate message objects if they pass the message handler's filtering. The whole message (including all arbitration bits, data-length code, and eight data bytes) is stored in the message object. If the Identifier Mask (the Msk bits in the **CANIFnMSKn** registers) is used, the arbitration bits which are masked to "don't care" may be overwritten in the message object.

The CPU may read or write each message any time via the CAN Interface Registers (CANIFnCRQ, CANIFnCMSK, CANIFnMSKn, CANIFnARBn, CANIFnMCTL, CANIFnDAn, and CANIFnDBn). The message handler guarantees data consistency in case of concurrent accesses.

The transmission of message objects are under the control of the software that is managing the CAN hardware. These can be message objects used for one-time data transfers, or permanent message objects used to respond in a more periodic manner. Permanent message objects have all arbitration and control set up, and only the data bytes are updated. To start the transmission, the TxRqst bit in the **CANTXRQn** register and the NewDat bit in the **CANNWDAn** register are set. If several transmit messages are assigned to the same message object (when the number of message objects is not sufficient), the whole message object has to be configured before the transmission of this message is requested.

The transmission of any number of message objects may be requested at the same time; they are transmitted according to their internal priority, which is based on the message identifier for the message object. Messages may be updated or set to not valid any time, even when their requested transmission is still pending. The old data is discarded when a message is updated before its pending transmission has started. Depending on the configuration of the message object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

There are two sets of CAN Interface Registers (**CANIF1x** and **CANIF2x**), which are used to access the Message Objects in the Message RAM. The CAN controller coordinates transfers to and from the Message RAM to and from the registers. The function of the two sets are independent and identical and can be used to queue transactions.

14.4.3 Transmitting Message Objects

If the internal transmit shift register of the CAN module is ready for loading, and if there is no data transfer between the CAN Interface Registers and message RAM, the valid message object with the highest priority and that has a pending transmission request is loaded into the transmit shift register by the message handler and the transmission is started. The message object's NewDat bit is reset and can be viewed in the **CANNWDAn** register. After a successful transmission, and if no new data was written to the message object since the start of the transmission, the TxRqst bit in the **CANIFnCMSK** register is reset. If the TxIE bit in the **CANIFnMCTL** register is set, the IntPnd bit in the **CANIFnMCTL** register is set after a successful transmission. If the CAN module has lost the arbitration or if an error occurred during the transmission, the message is re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority.

14.4.4 Configuring a Transmit Message Object

Table 14-1 on page 351 specifies the bit settings for a transmit message object.

Table 14-1. Transmit Message Object Bit Settings

Register	CANIFnARB2	CAI	NIFnC	MSK	CANIFnMCTL	CANIFnARB2	CANIFnMCTL						
Bit	MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
Value	1	appl	appl	appl	1	1	0	0	0	appl	0	appl	0

The Xtd and ID bit fields in the **CANIFnARBn** registers are set by an application. They define the identifier and type of the outgoing message. If an 11-bit Identifier (Standard Frame) is used, it is programmed to bits [28:18] of **CANIFnARB1**, as bits 17:0 of **CANIFnARBn** are not used by the CAN controller for 11-bit identifiers.

If the TxIE bit is set, the IntPnd bit is set after a successful transmission of the message object.

If the RmtEn bit is set, a matching received Remote Frame causes the TxRqst bit to be set and the Remote Frame is autonomously answered by a Data Frame with the data from the message object.

The DLC bit in the **CANIFnMCTL** register is set by an application. TxRqst and RmtEn may not be set before the data is valid.

The CAN mask registers (Msk bits in CANIFnMSKn, UMask bit in CANIFnMCTL register, and MXtd and MDir bits in CANIFnMSK2 register) may be used (UMask=1) to allow groups of Remote Frames with similar identifiers to set the TxRqst bit. The Dir bit should not be masked.

14.4.5 Updating a Transmit Message Object

The CPU may update the data bytes of a Transmit Message Object any time via the CAN Interface Registers and neither the MsgVal nor the TxRqst bits have to be reset before the update.

Even if only a part of the data bytes are to be updated, all four bytes of the corresponding **CANIFnDAn** or **CANIFnDBn** register have to be valid before the content of that register is transferred to the message object. Either the CPU has to write all four bytes into the **CANIFnDAn** or **CANIFnDBn** register or the message object is transferred to the **CANIFnDAn** or **CANIFnDBn** register before the CPU writes the new data bytes.

In order to only update the data in a message object, the WR, NewDat, DataA, and DataB bits are written to the CAN IFn Command Mask (CANIFnMSKn) register, followed by writing the CAN IFn Data registers, and then the number of the message object is written to the CAN IFn Command Request (CANIFnCRQ) register, to update the data bytes and the TxRqst bit at the same time.

To prevent the reset of TxRqst at the end of a transmission that may already be in progress while the data is updated, NewDat has to be set together with TxRqst. When NewDat is set together with TxRqst, NewDat is reset as soon as the new transmission has started.

14.4.6 Accepting Received Message Objects

When the arbitration and control field (ID + Xtd + RmtEn + DLC) of an incoming message is completely shifted into the CAN module, the message handling capability of the module starts scanning the message RAM for a matching valid message object. To scan the message RAM for a matching message object, the Acceptance Filtering unit is loaded with the arbitration bits from the core. Then the arbitration and mask fields (including MsgVal, UMask, NewDat, and EoB) of message object 1 are loaded into the Acceptance Filtering unit and compared with the arbitration field from the shift register. This is repeated with each following message object until a matching message object is found or until the end of the message RAM is reached. If a match occurs, the scanning is stopped and the message handler proceeds depending on the type of frame received.

14.4.7 Receiving a Data Frame

The message handler stores the message from the CAN module receive shift register into the respective message object in the message RAM. It stores the data bytes, all arbitration bits, and the Data Length Code into the corresponding message object. This is implemented to keep the data bytes connected with the identifier even if arbitration mask registers are used. The CANIFnMCTL.NewDat bit is set to indicate that new data has been received. The CPU should reset CANIFnMCTL.NewDat when it reads the message object to indicate to the controller that the message has been received and the buffer is free to receive more messages. If the CAN controller receives a message and the CANIFnMCTL.NewDat bit was already set, the MsgLst bit is set to indicate that the previous data was lost. If the CANIFnMCTL.RxIE bit is set, the CANIFnMCTL.IntPnd bit is set, causing the CANIFnMCTL.TxRqst bit of this message object is reset to prevent the transmission of a Remote Frame, while the requested Data Frame has just been received.

14.4.8 Receiving a Remote Frame

When a Remote Frame is received, three different configurations of the matching message object have to be considered:

Dir = 1 (direction = transmit), RmtEn = 1, UMask = 1 or 0

At the reception of a matching Remote Frame, the TxRqst bit of this message object is set. The rest of the message object remains unchanged.

Dir = 1 (direction = transmit), RmtEn = 0, UMask = 0

At the reception of a matching Remote Frame, the TxRqst bit of this message object remains unchanged; the Remote Frame is ignored. This remote frame is disabled and will not automatically respond or indicate that the remote frame ever happened.

Dir = 1 (direction = transmit), RmtEn = 0, UMask = 1

At the reception of a matching Remote Frame, the TxRqst bit of this message object is reset. The arbitration and control field (ID + Xtd + RmtEn + DLC) from the shift register is stored into the message object in the message RAM and the NewDat bit of this message object is set. The data field of the message object remains unchanged; the Remote Frame is treated similar to a received Data Frame. This is useful for a remote data request from another CAN device for which the Stellaris[®] controller does not have readily available data. The software must fill the data and answer the frame manually.

14.4.9 Receive/Transmit Priority

The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message object with the lowest message number. This should not be confused with the message identifier as that priority is enforced by the CAN bus. This means that if message object 1 and message object 2 both have valid messages that need to be transmitted, message object 1 will always be transmitted first regardless of the message identifier in the message object itself.

14.4.10 Configuring a Receive Message Object

Table 14-2 on page 353 specifies the bit settings for a transmit message object.

Table 14-2. Receive Message Object Bit Settings

Register	CANIFnARB2	CA	NIFnC	MSK	CANIFnMCTL	CANIFnARB2	CANIFnMCTL						
Bit	MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
Value	1	appl	appl	appl	1	0	0	0	appl	0	0	0	0

The Xtd and ID bit fields in the **CANIFnARBn** registers are set by an application. They define the identifier and type of accepted received messages. If an 11-bit Identifier (Standard Frame) is used, it is programmed to bits [28:18] of **CANIFnARB1**, and bits [17:0] are ignored by the CAN controller. When a Data Frame with an 11-bit Identifier is received, bits [17:0] are set to 0.

If the RxIE bit is set, the IntPnd bit is set when a received Data Frame is accepted and stored in the message object.

When the message handler stores a Data Frame in the message object, it stores the received Data Length Code and eight data bytes. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by nonspecified values.

The CAN mask registers (Msk bits in CANIFnMSKn, UMask bit in CANIFnMCTL register, and MXtd and MDir bits in CANIFnMSK2 register) may be used (UMask=1) to allow groups of Data Frames with similar identifiers to be accepted. The Dir bit should not be masked in typical applications.

14.4.11 Handling of Received Message Objects

The CPU may read a received message any time via the CAN Interface registers because the data consistency is guaranteed by the message handler state machine.

Typically, the CPU first writes 0x007F to the **CAN IFn Command Mask (CANIFnCMSK)** register and then writes the number of the message object to the **CAN IFn Command Request** (**CANIFnCRQ**) register. That combination transfers the whole received message from the message RAM into the Message Buffer registers (**CANIFnMSKn**, **CANIFnARBn**, and **CANIFnMCTL**). Additionally, the NewDat and IntPnd bits are cleared in the message RAM, acknowledging that the message has been read and clearing the pending interrupt being generated by this message object.

If the message object uses masks for acceptance filtering, the arbitration bits show which of the matching messages has been received.

The actual value of MewDat shows whether a new message has been received since the last time this message object was read. The actual value of MsgLst shows whether more than one message has been received since the last time this message object was read. MsgLst is not automatically reset.

Using a Remote Frame, the CPU may request new data from another CAN node on the CAN bus. Setting the TxRqst bit of a receive object causes the transmission of a Remote Frame with the receive object's identifier. This Remote Frame triggers the other CAN node to start the transmission of the matching Data Frame. If the matching Data Frame is received before the Remote Frame could be transmitted, the TxRqst bit is automatically reset. This prevents the possible loss of data when the other device on the CAN bus has already transmitted the data, slightly earlier than expected.

14.4.12 Handling of Interrupts

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the CPU has cleared it.

The Status Interrupt has the highest priority. Among the message interrupts, the message object's interrupt priority decreases with increasing message number. A message interrupt is cleared by clearing the message object's IntPnd bit. The Status Interrupt is cleared by reading the **CAN Status** (CANSTS) register.

The interrupt identifier IntId in the **CANINT** register indicates the cause of the interrupt. When no interrupt is pending, the register holds the value to 0. If the value of **CANINT** is different from 0, then there is an interrupt pending. If the IE bit is set in the **CANCTL** register, the interrupt line to the CPU is active. The interrupt line remains active until **CANINT** is 0, all interrupt sources have been cleared, (the cause of the interrupt is reset), or until IE is reset, which disables interrupts from the CAN controller.

The value 0x8000 in the **CANINT** register indicates that an interrupt is pending because the CAN module has updated, but not necessarily changed, the **CANSTS** register (Error Interrupt or Status Interrupt). This indicates that there is either a new Error Interrupt or a new Status Interrupt. A write access can clear the RxOK, TxOK, and LEC flags in the **CANSTS** register, however, only a read access to the **CANSTS** register will clear the source of the status interrupt.

IntId points to the pending message interrupt with the highest interrupt priority. The SIE bit in the **CANCTL** register controls whether a change of the status register may cause an interrupt. The EIE bit in the **CANCTL** register controls whether any interrupt from the CAN controller actually generates an interrupt to the microcontroller's interrupt controller. The **CANINT** interrupt register is updated even when the IE bit is set to zero.

There are two possibilities when handling the source of a message interrupt. The first is to read the IntId bit in the **CANINT** interrupt register to determine the highest priority interrupt that is pending, and the second is to read the **CAN Message Interrupt Pending (CANMSGnINT)** register to see all of the message objects that have pending interrupts.

An interrupt service routine reading the message that is the source of the interrupt may read the message and reset the message object's IntPnd at the same time by setting the ClrIntPnd bit in the CAN IFn Command Mask (CANIFnCMSK) register. When the IntPnd bit is cleared, the CANINT register will contain the message number for the next message object with a pending interrupt.

14.4.13 Bit Timing Configuration Error Considerations

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly. In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive. The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

14.4.14 Bit Time and Bit Rate

The CAN system supports bit rates in the range of lower than 1 Kbps up to 1000 Kbps. Each member of the CAN network has its own clock generator. The timing parameter of the bit time can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods may be different.

Because of small variations in frequency caused by changes in temperature or voltage and by deteriorating components, these oscillators are not absolutely stable. As long as the variations

remain inside a specific oscillator's tolerance range, the CAN nodes are able to compensate for the different bit rates by periodically resynchronizing to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see Figure 14-2 on page 355): the Synchronization Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 14-3 on page 355). The length of the time quantum (tq), which is the basic time unit of the bit time, is defined by the CAN controller's system clock (fsys) and the Baud Rate Prescaler (BRP):

tq = BRP / fsys

The CAN module's system clock fsys is the frequency of its CAN module clock (CAN_CLK) input.


The Synchronization Segment Sync_Seg is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync_Seg and the Sync_Seg is called the *phase error* of that edge.

The Propagation Time Segment Prop_Seg is intended to compensate for the physical delay times within the CAN network.

The Phase Buffer Segments Phase_Seg1 and Phase_Seg2 surround the Sample Point.

The (Re-)Synchronization Jump Width (SJW) defines how far a resynchronization may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit-time configurations, but for the proper function of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.







Parameter	Range	Remark
BRP	[1 32]	Defines the length of the time quantum t_q
Sync_Seg	1 t _q	Fixed length, synchronization of bus input to system clock
Prop_Seg	[1 8] t _q	Compensates for the physical delay times
Phase_Seg1	[1 8] t _q	May be lengthened temporarily by synchronization
Phase_Seg2	[1 8] t _q	May be shortened temporarily by synchronization

Parameter	Range	Remark
SJW	[1 4] t _q	May not be longer than either Phase Buffer Segment

a. This table describes the minimum programmable ranges required by the CAN protocol.

The bit timing configuration is programmed in two register bytes in the **CANBIT** register. The sum of Prop_Seg and Phase_Seg1 (as TSEG1) is combined with Phase_Seg2 (as TSEG2) in one byte, and SJW and BRP are combined in the other byte.

In these bit timing registers, the four components TSEG1, TSEG2, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, for example, SJW (functional range of [1..4]) is represented by only two bits. Therefore, the length of the bit time is (programmed values):

[TSEG1 + TSEG2 + 3] tq

or (functional values):

[Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] tq

The data in the bit timing registers are the configuration input of the CAN protocol controller. The Baud Rate Prescalar (configured by BRP) defines the length of the time quantum, the basic time unit of the bit time; the Bit Timing Logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the Sample Point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum.

The CAN controller translates messages to and from frames. It generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. It is evaluated at the Sample Point and processes the sampled bus input bit. The time after the Sample Point that is needed to calculate the next bit to be sent (that is, the data bit, CRC bit, stuff bit, error flag, or idle) is called the Information Processing Time (IPT).

The IPT is application-specific but may not be longer than 2 tq; the CAN's IPT is 0 tq. Its length is the lower limit of the programmed length of Phase_Seg2. In case of synchronization, Phase_Seg2 may be shortened to a value less than IPT, which does not affect bus timing.

14.4.15 Calculating the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a desired bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta. Several combinations may lead to the desired bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is the $Prop_Seg$. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for $Prop_Seg$ is converted into time quanta (rounded up to the nearest integer multiple of tq).

The Sync_Seg is 1 tq long (fixed), which leaves (bit time - Prop_Seg - 1) tq for the two Phase Buffer Segments. If the number of remaining tq is even, the Phase Buffer Segments have the same length, that is, Phase_Seg2 = Phase_Seg1, else Phase_Seg2 = Phase_Seg1 + 1.

The minimum nominal length of Phase_Seg2 has to be regarded as well. Phase_Seg2 may not be shorter than the CAN controller's Information Processing Time, which is, depending on the actual implementation, in the range of [0..2] tq.

The length of the Synchronization Jump Width is set to its maximum value, which is the minimum of 4 and Phase_Seg1.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formula given below:

(1 - df) x fnom <= fosc <= (1 + df) x fnom

where:

- df = maximum tolerance of oscillator frequency
- fosc = actual oscillator frequency
- fnom = nominal oscillator frequency

Maximum frequency tolerance must take into account the following formulas:

```
df <= (Phase_Seg1,Phase_Seg2)min/ 2 x (13 x tbit - Phase_Seg2)
dfmax = 2 x df x fnom</pre>
```

where:

- Phase_Seg1 and Phase_Seg2 are from Table 14-3 on page 355
- tbit = Bit Time
- dfmax = maximum difference between two oscillators

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol-compliant configuration of the CAN bit timing.

The resulting configuration is written into the CAN Bit Timing (CANBIT) register :

(Phase_Seg2-1)&(Phase_Seg1+Prop_Seg-1)&(SynchronizationJumpWidth-1)&(Prescaler-1)

14.4.15.1 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN_CLK is 10 MHz, BRP is 0, and the bit rate is 1 Mbps.

tq 100 ns = tCAN_CLK delay of bus driver 50 ns delay of receiver circuit 30 ns delay of bus line (40m) 220 ns

```
tProp 600 ns = 6 × tq
tSJW 100 ns = 1 × tq
tTSeg1 700 ns = tProp + tSJW
tTSeg2 200 ns = Information Processing Time + 1 × tq
tSync-Seg 100 ns = 1 × tq
bit time 1000 ns = tSync-Seg + tTSeg1 + tTSeg2
tolerance for CAN_CLK 0.39 % =
min(PB1,PB2)/ 2 × (13 x bit time - PB2) =
0.lus/ 2 x (13x lus - 2us)
```

In the above example, the concatenated bit time parameters are (2-1)3&(7-1)4&(1-1)2&(1-1)6, and **CANBIT** is programmed to 0x1600.

14.4.15.2 Example for Bit Timing at Low Baud Rate

In this example, the frequency of CAN_CLK is 2 MHz, BRP is 1, and the bit rate is 100 Kbps.

```
tq 1 ms = 2 × tCAN_CLK
delay of bus driver 200 ns
delay of receiver circuit 80 ns
delay of bus line (40m) 220 ns
tProp 1 ms = 1 × tq
tSJW 4 ms = 4 × tq
tTSeg1 5 ms = tProp + tSJW
tTSeg2 4 ms = Information Processing Time + 3 × tq
tSync-Seg 1 ms = 1 × tq
bit time 10 ms = tSync-Seg + tTSeg1 + tTSeg2
tolerance for CAN_CLK 1.58 % =
min(PB1,PB2)/ 2 x (13 x bit time - PB2) =
4us/ 2 x (13 x 10us - 4us)
```

In this example, the concatenated bit time parameters are (4-1)3&(5-1)4&(4-1)2&(2-1)6, and **CANBIT** is programmed to 0x34C1.

14.5 Controller Area Network Register Map

Table 14-4 on page 358 lists the registers. All addresses given are relative to the CAN base address of:

CAN0: 0x4004.0000

All accesses are on word (32-bit) boundaries.

Offset	Name	Туре	Reset	Description	See page
0x000	CANCTL	R/W	0x0000.0001	CAN Control	361
0x004	CANSTS	R/W	0x0000.0000	CAN Status	363
0x008	CANERR	RO	0x0000.0000	CAN Error Counter	366
0x00C	CANBIT	R/W	0x0000.2301	CAN Bit Timing	367
0x010	CANINT	RO	0x0000.0000	CAN Interrupt	369

Table 14-4. CAN Register Map

Offset	Name	Туре	Reset	Description	See page
0x014	CANTST	R/W	0x0000.0000	CAN Test	370
0x018	CANBRPE	R/W	0x0000.0000	CAN Baud Rate Prescalar Extension	372
0x020	CANIF1CRQ	R/W	0x0000.0001	CAN IF1 Command Request	373
0x024	CANIF1CMSK	R/W	0x0000.0000	CAN IF1 Command Mask	374
0x028	CANIF1MSK1	R/W	0x0000.FFFF	CAN IF1 Mask 1	377
0x02C	CANIF1MSK2	R/W	0x0000.FFFF	CAN IF1 Mask 2	378
0x030	CANIF1ARB1	R/W	0x0000.0000	CAN IF1 Arbitration 1	379
0x034	CANIF1ARB2	R/W	0x0000.0000	CAN IF1 Arbitration 2	380
0x038	CANIF1MCTL	R/W	0x0000.0000	CAN IF1 Message Control	381
0x03C	CANIF1DA1	R/W	0x0000.0000	CAN IF1 Data A1	383
0x040	CANIF1DA2	R/W	0x0000.0000	CAN IF1 Data A2	383
0x044	CANIF1DB1	R/W	0x0000.0000	CAN IF1 Data B1	383
0x048	CANIF1DB2	R/W	0x0000.0000	CAN IF1 Data B2	383
0x080	CANIF2CRQ	R/W	0x0000.0001	CAN IF2 Command Request	373
0x084	CANIF2CMSK	R/W	0x0000.0000	CAN IF2 Command Mask	374
0x088	CANIF2MSK1	R/W	0x0000.FFFF	CAN IF2 Mask 1	377
0x08C	CANIF2MSK2	R/W	0x0000.FFFF	CAN IF2 Mask 2	378
0x090	CANIF2ARB1	R/W	0x0000.0000	CAN IF2 Arbitration 1	379
0x094	CANIF2ARB2	R/W	0x0000.0000	CAN IF2 Arbitration 2	380
0x098	CANIF2MCTL	R/W	0x0000.0000	CAN IF2 Message Control	381
0x09C	CANIF2DA1	R/W	0x0000.0000	CAN IF2 Data A1	383
0x0A0	CANIF2DA2	R/W	0x0000.0000	CAN IF2 Data A2	383
0x0A4	CANIF2DB1	R/W	0x0000.0000	CAN IF2 Data B1	383
0x0A8	CANIF2DB2	R/W	0x0000.0000	CAN IF2 Data B2	383
0x100	CANTXRQ1	RO	0x0000.0000	CAN Transmission Request 1	384
0x104	CANTXRQ2	RO	0x0000.0000	CAN Transmission Request 2	384
0x120	CANNWDA1	RO	0x0000.0000	CAN New Data 1	385
0x124	CANNWDA2	RO	0x0000.0000	CAN New Data 2	385
0x140	CANMSG1INT	RO	0x0000.0000	CAN Message 1 Interrupt Pending	386
0x144	CANMSG2INT	RO	0x0000.0000	CAN Message 2 Interrupt Pending	386
0x160	CANMSG1VAL	RO	0x0000.0000	CAN Message 1 Valid	387
0x164	CANMSG2VAL	RO	0x0000.0000	CAN Message 2 Valid	387

14.6 Register Descriptions

The remainder of this section lists and describes the CAN registers, in numerical order by address offset. There are two sets of Interface Registers which are used to access the Message Objects in the Message RAM: **CANIF1x** and **CANIF2x**. The function of the two sets are identical and are used to queue transactions.

Register 1: CAN Control (CANCTL), offset 0x000

This control register initializes the module and enables test mode and interrupts.

The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or resetting INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 * 11 consecutive High bits) before resuming normal operations. At the end of the bus-off recovery sequence, the Error Management Counters are reset.

During the waiting time after INIT is reset, each time a sequence of 11 High bits has been monitored, a BitOError code is written to the **CANSTS** status register, enabling the CPU to readily check whether the CAN bus is stuck at dominant or continuously disturbed and to monitor the proceeding of the bus-off recovery sequence.

CAN0 bas Offset 0x0 Type R/W	se: 0x40 000																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1 1		r r		1	rese	rved			1			1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		•		rese	rved			'	Test	CCE	DAR	reserved	EIE	SIE	IE	INIT		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 1		
Bit/F	ield		Name		Туре	I	Reset	Descr	iption									
31:8 reserved RO 0x0000 Software should not rely on the value compatibility with future products, the preserved across a read-modify-write												cts, the v	alue of	a reserv	•			
7 Test R/W 0 Test Mode Enable																		
								0: Nor	mal Ope	eration								
									t Mode									
6			CCE		R/W		0	Config	guration	Change	Enable							
								0: Do	not allov	v write a	ccess to	the CA	NBIT re	gister.				
								1: Allo	w write	access t	o the C	ANBIT re	egister if	the INI	T bit is '	1.		
5			DAR		R/W		0	Disab	le Autom	natic Ret	ransmis	sion						
								0: Aut	o retrans	smission	of distu	Irbed me	ssages	is enabl	ed.			
								1: Aut	o retrans	smission	is disal	oled.	0					
					50		0	0.4			L 41-				T	1 - I -		
4		com								Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
3			EIE		R/W		0	Error	Interrupt	Enable								
								0: Dis	abled. N	o Error S	Status ir	nterrupt is	s genera	ated.				
	1: Enabled. A change in the Boff or EWarn bits in the CANSTS register generates an interrupt.												register					

CAN Control (CANCTL)

Bit/Field	Name	Туре	Reset	Description
2	SIE	R/W	0	Status Change Interrupt Enable
				0: Disabled. No Status Change interrupt is generated.
				1: Enabled. An interrupt is generated when a message has successfully been transmitted or received, or a CAN bus error has been detected. A change in the $TxOk$ or $RxOk$ bits in the CANSTS register generates an interrupt.
1	IE	R/W	0	CAN Interrupt Enable
				0: Interrupt disabled.
				1: Interrupt enabled.
0	INIT	R/W	1	Initialization
				0: Normal operation.
				1: Initialization started.

Register 2: CAN Status (CANSTS), offset 0x004

The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types.

The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared to 0 when a message has been transferred (reception or transmission) without error. The unused error code 7 may be written by the CPU to check for updates.

An Error Interrupt is generated by the BOff and EWarn bits and a Status Change Interrupt is generated by the RxOk, TxOk, and LEC bits, assuming that the corresponding enable bits in the **CAN Control (CANCTL)** register are set. A change of the EPass bit or a write to the RxOk, TxOk, or LEC bits does not generate an interrupt.

Reading the CAN Status (CANSTS) register clears the CAN Interrupt (CANINT) register, if it is pending.

CAN0 bas Offset 0x0 Type R/W	004)000																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	•				•	rese	rved	•		•		•	•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		1	1	rese	rved		•	'	BOff	EWarn	EPass	RxOK	ТхОК		LEC	·			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			
Bit/F	ield		Name		Туре	I	Reset	Description											
31	31:8 reserved		l	RO	0	x0000	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv						
7	7 BOff				RO		0)ff Statu: dule is n	s iot in bus	s-off stat	e.							
								1: Mo	dule is ir	n bus-off	state.								
6			EWarn		RO		0	Warni	ng Statu	IS									
								0: Bot	h error o	counters	are belo	ow the e	rror warr	ning limi	t of 96.				
									1: At least one of the error counters has reached the error warning limit of 96.										
5	5 EPass RO 0								Error Passive										
										nodule is count is					the rece	eive or			
										nodule is count is				te, that i	s, the re	ceive or			

CAN Status (CANSTS)

Bit/Field	Name	Туре	Reset	Description
4	RxOK	R/W	0	Received a Message Successfully
				0: Since this bit was last reset to 0, no message has been successfully received.
				1: Since this bit was last reset to 0, a message has been successfully received, independent of the result of the acceptance filtering.
				This bit is never reset by the CAN module.
3	TxOK	R/W	0	Transmitted a Message Successfully
				0: Since this bit was last reset to 0, no message has been successfully transmitted.
				1: Since this bit was last reset to 0, a message has been successfully transmitted error-free and acknowledged by at least one other node.

This bit is never reset by the CAN module.

Bit/Field	Name	Туре	Reset	Descr	iption
2:0	LEC	R/W	0x0	Last E	Fror Code
				This is	s the type of the last error to occur on the CAN bus.
				Value	Definition
				0x0	No Error
				0x1	Stuff Error
					More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.
				0x2	Form Error
					A fixed format part of the received frame has the wrong format.
				0x3	ACK Error
					The message transmitted was not acknowledged by another node.
				0x4	Bit 1 Error
					When a message is transmitted, the CAN controller monitors the data lines to detect any conflicts. When the arbitration field is transmitted, data conflicts are a part of the arbitration protocol. When other frame fields are transmitted, data conflicts are considered errors.
					A Bit 1 Error indicates that the device wanted to send a High level (logical 1) but the monitored bus value was Low (logical 0).
				0x5	Bit 0 Error
					A Bit 0 Error indicates that the device wanted to send a Low level (logical 0) but the monitored bus value was High (logical 1).
					During bus-off recovery, this status is set each time a sequence of 11 High bits has been monitored. This enables the CPU to monitor the proceeding of the bus-off recovery sequence without any disturbances to the bus.
				0x6	CRC Error
					The CRC checksum was incorrect in the received message, indicating that the calculated value received did not match the calculated CRC of the data.
				0x7	Unused
					When the LEC bit shows this value, no CAN bus event was detected since the CPU wrote this value to LEC.

CAN Error Counter (CANERR)

Register 3: CAN Error Counter (CANERR), offset 0x008

This register contains the error counter values, which can be used to analyze the cause of an error.

CAN0 ba Offset 0x	se: 0x40 008	04.0000 <0000.000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	1				1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RP	1	r		REC		1	1			r	TE	EC	ĺ	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0									RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:16 reserved RO 0x0000 Software compatibi preserved						atibility w	ith futur/	e produ	cts, the v	value of a	a reserve					
1	5		RP		RO		0	Recei	ved Erro	r Passiv	e					
								0: The less).	e Receiv	e Error o	counter i	s below	the Erro	r Passiv	e level ((127 or
1: The Receive Error counter has reached the Error Passive level (or greater).										vel (128						
14:8 REC RO 0x0 R					Receive Error Counter											
								State	of the re	ceiver e	rror cou	nter (0 to	o 127).			
7:	0		TEC		RO		0x0	Trans	mit Error	Counte	r					
								State of the transmit error counter (0 to 255).								

Register 4: CAN Bit Timing (CANBIT), offset 0x00C

This register is used to program the bit width and bit quantum. Values are to be programmed to the system clock frequency. This register is write-enabled by the CCE and INIT bits in the **CANCTL** register.

With a CAN module clock (CAN_CLK) of 8 MHz, the register reset value of 0x230 configures the CAN for a bit rate of 500 Kbps.

CAN0 base: 0x4004.0000 Offset 0x00C Type R/W, reset 0x0000.2301 31 30 29 27 26 25 24 23 22 16 28 21 20 19 18 17 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 10 2 14 11 9 8 6 5 0 TSea2 SJW BRP reserved TSeg1 Туре RO R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0 0 0 Reset 1 1 1 1 **Bit/Field** Description Name Туре Reset 31:15 reserved RO 0x0000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 14:12 TSeg2 R/W 0x2 Time Segment after Sample Point 0x00-0x07: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. So, for example, a reset value of 0x2 defines that there is 3(2+1) bit time guanta defined for Phase_Seg2 (see Figure 14-2 on page 355). The bit time quanta is defined by BRP. R/W Time Segment Before Sample Point 11:8 TSeg1 0x3 0x00-0x0F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. So, for example, the reset value of 0x3 defines that there is 4(3+1) bit time quanta defined for Phase_Seg1 (see Figure 14-2 on page 355). The bit time quanta is define by BRP. 7:6 SJW R/W 0x0 (Re)Synchronization Jump Width 0x00-0x03: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. During the start of frame (SOF), if the CAN controller detects a phase error (misalignment), it can adjust the length of TSeg2 or TSeg1 by the value in SJW. So the reset value of 0 adjusts the length by 1 bit time quanta.

CAN Bit Timing (CANBIT)

Bit/Field	Name	Туре	Reset	Description
5:0	BRP	R/W	0x1	Baud Rate Prescalar
				0x00-0x03F: The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quantum. The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. BRP defines the number of CAN clock periods that make up 1 bit time quanta, so the reset value is 2 bit time quanta (1+1).

The **BRPRE** register can be used to further divide the bit time.

Register 5: CAN Interrupt (CANINT), offset 0x010

This register indicates the source of the interrupt.

If several interrupts are pending, the CAN Interrupt (CANINT) register points to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the CPU has cleared it. If the IntId bit is not 0x0000 (the default) and the IE bit in the CANCTL register is set, the interrupt is active. The interrupt line remains active until the IntId bit is set back to 0x0000 when the cause of all interrupts are reset or until IE is reset.

CAN Interrupt (CANINT)

CAN0 base: 0x4004.0000 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	· т		т т		1	rese	rved			1	I	1	1	1
l					1			I					I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		т т		Т	Int	ld		r	1		1	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield Name Type Reset Description															
31:16 reserved RO 0x0000 Software should not rely on the value of a reserved bi													vide			
01.	10				Ro	C	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,								•	hould be
								preser	ved acro	ss a rea	ad-modi	fy-write	operatic	on.		
15:	0		Intld		RO	C)x0000	Interru	ipt Identi	fier						
								The nu	umber in	this fiel	d indica	tes the s	source c	of the inte	errupt.	
								Value		Defi	nition					
								0x000	00	No ii	nterrupt	pending				
											•					
								0x000)1-0x002	0 Num inter		ne mess	age obj	ect that o	caused	the
								0x0021-0x7FFF Unused								
								0x800	00	State	us Interr	rupt				
								0x800)1-0xFFF	F Unu	sed					

CAN Test (CANTST)

Register 6: CAN Test (CANTST), offset 0x014

This is the test mode register for self-test and external pin access. It is write-enabled by the Test bit in the **CANCTL** register. Different test functions may be combined but when the Tx bit is not equal to 0x0, it disturbs message transmits.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved	1		1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RC 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		I	I	Rx	т	īx	LBack	Silent	Basic	rese	rved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R(0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	8	I	reserved		RO	0	x0000	comp	atibility v		e produ	cts, the	value of	erved bit. a reserve n.		
7			Rx		RO		0	Recei	ve Obse	ervation						
								Displa	ays the v	alue on	the CAN	InRx pin				
6:5 Tx R/W 0x0								Trans	mit Con	trol						
								Overr	ides cor	trol of th	e CANn7	🛙 x pin.				
								Value	e Descri	ption						
								00	CAN_	TX is coi	ntrolled	by the C	AN mod	ule (defa	ult)	
								01	Sampl	e Point s	signal di	riven on	the CAN	I_TX pin		
								10	CAN_	TX drive	s a Low	value				
								11	CAN_	TX drive	s a High	n value				
4			LBack		R/W		0	Loopt	oack Mo	de						
								0: Dis	abled.							
								1: Ena	abled.							
3			Silent		R/W		0	Silent	Mode							
								Do no	t transm	it data; n	nonitor tl	ne bus. A	Also knov	vn as Bu	s Monito	r mo
								0: Dis	abled.							
								1: En	abled.							
2			Basic		R/W		0	Basic	Mode							
								0: Dis	abled.							
									e CANIF ceive but		ers as tr	ansmit b	uffer, an	d use C/	ANIF2 re	egis

Bit/Field	Name	Туре	Reset	Description
1:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 7: CAN Baud Rate Prescalar Extension (CANBRPE), offset 0x018

This register is used to further divide the bit time set with the BRP bit in the **CANBIT** register. It is write-enabled with the CCE bit in the **CANCTL** register.

CAN Baud Rate Prescalar Extension (CANBRPE)

CAN0 base: 0x4004.0000 Offset 0x018 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · ·			rese	rved						1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	r r	rese	rved	1						BF	I RPE	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	Bit/Field Name Type				F	Reset	Description									
31	:4 reserved RO 0x0000		×0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.												
3:	0		BRPE		R/W		0x0	Baud	Rate Pro	escalar I	Extensio	n.				
								0x00-	0x0F [·] Ex	stend the	BRPhi	t to value	es un to	1023 T	he actua	al

0x00-0x0F: Extend the BRP bit to values up to 1023. The actual interpretation by the hardware is one more than the value programmed by BRPE (MSBs) and BRP (LSBs) are used.

Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020

Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080

This register is used to start a transfer when its MNUM bit field is updated. Its Busy bit indicates that the information is transferring from the CAN Interface Registers to the internal message RAM.

A message transfer is started as soon as there is a write of the message object number with the MNUM bit. With this write operation, the Busy bit is automatically set to 1 to indicate that a transfer is in progress. After a wait time of 3 to 6 CAN_CLK periods, the transfer between the interface register and the message RAM completes, which then sets the Busy bit back to 0.

Type RO,		000.000)1																	
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
							1	rese	rved	1 1		1			1	•				
Туре	RO	RO 0	RO	RO 0	RO	RO	RO	RO	RO	RO 0	RO	RO 0	RO	RO 0	RO 0	RO				
Reset	0	0	0	U	0	0	0	0	0	U	0	0	0	0	0	0				
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	Busy					reserved							I	UM						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1				
10000	Ū	0	Ū	0	Ū	Ū	Ū	Ū	Ū	Ū	Ū	Ū	Ū	0		·				
Bit/F	ield		Name		Туре	F	Reset	Descri	ption											
31:'	16	I	reserved		RO	0:	×0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												
15	5		Busy		RO		0x0	Busy F	⁻lag											
	15 Busy							0: Res	et whe	en read/wr	ite actio	on has fir	nished.							
								1: Set	when	a write oc	curs to f	the mess	sage nui	mber in t	this regis	ster.				
14:	6	I	reserved		RO	(0x00	compa	atibility	ould not re with futur cross a rea	e produ	cts, the v	alue of	a reserv						
5:0	C		MNUM		R/W	(0x01	Messa	ige Nu	mber										
										of the 32 r message						or data				
								Value	I	Descriptio	n									
								0x00		0 is not a v or object 3		essage n	umber; i	t is inter	preted a	s 0x20,				
								0x01-	0x20 I	Indicates	specifie	d messa	ge obje	ct 1 to 32	2.					
								0x21-		Not a valio interpreteo		-	ber; valı	ies are s	shifted a	nd it is				

CAN IF1 Command Request (CANIF1CRQ)

CAN0 base: 0x4004.0000

Offset 0x020

Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084

The Command Mask registers specify the transfer direction and select which buffer registers are the source or target of the data transfer.

CAN IF1 Command Mask (CANIF1CMSK)

CAN0 base: 0x4004.0000

Offset 0x024

Type RO, reset 0x0000.0000

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved			•		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		'		WRNRD	Mask	Arb	Control	CirintPnd	TxRqst/NewDat	DataA	DataB
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8	I	reserved		RO	0	x0000	compa		ith futur	e produ	cts, the v	alue of	erved bit. a reserv n.	•	
7		,	WRNRD		R/W		0	Write,	Not Rea	ad						
								Comr registe CANI	nand Re ers (CAN	quest (C IFnMSK CANIFn	CANIFN (1, CANI	CRQ) reg FnMSK	gister to 2, CANII	specifie the CAN FnARB1 NIFnDB1	messag , CANIF I	e buffer
									te. Trans address			-		registers egister.	to the m	lessage
6			Mask		R/W		0x0	Acces	s Mask	Bits						
								When	WRNRD=	1 (write	s):					
								0: Ma	sk bits u	nchange	d.					
								1: Tra	nsfer ID	Mask +	Dir + M	xtd to n	nessage	e object.		
								When	WRNRD=	0 (reads	3):					
								0: Ma	sk bits u	nchange	d.					
									nsfer ID ace Regi		Dir+M	xtd of t	he mess	age obje	ect into t	he
5			Arb		R/W		0x0	Acces	s Arbitra	tion Bits	;					
								When	WRNRD=	1 (write	s):					
								0: Arb	itration b	oits unch	anged.					
								1: Tra	nsfer ID	+ Dir +	• Xtd + M	IsgVal	to mess	age obje	ct.	
								When	WRNRD=	0 (reads	s):					
								0: Arb	itration b	oits unch	anged.					
								1: Tra	nsfer ID	+ Dir +	Xtd +	MsgVal	to Mess	sage Buf	fer Regi	ster.

Bit/Field	Name	Туре	Reset	Descripti	on
4	Control	R/W	0x0	Access (Control Bits
				When wr	RNRD=1 (writes):
				0: Contro	bl bits unchanged.
				1: Transf	fer control bits to message object.
				When wr	RNRD=0 (reads):
				0: Contro	bl bits unchanged.
				1: Transf	er control bits to Message Buffer Register.
3	ClrIntPnd	R/W	0x0	Clear Int	errupt Pending Bit
				Note:	This bit is not used when in write (WRNRD=1).
				0: IntPr	nd bit in CANIFnMCTL register remains unchanged.
				1: Clear :	IntPnd bit in the CANIFnMCTL register in the message object.
2	TxRqst/NewDat	R/W	0x0	Access 1	Fransmission Request or New Data
				When wr	RNRD=1 (writes):
				Access 1	Fransmission Request Bit
				0: TxRqs	st bit unchanged.
				1: Set ⊤₂	Rqst bit
				Note:	If a transmission is requested by programming this $TxRqst$ bit, the parallel $TxRqst$ in the CANIFnMCTL register is ignored.
				When wr	RNRD=0 (reads):
				Access N	New Data Bit
				0: NewDa	at bit unchanged.
				1: Clear	NewDat bit in the message object.
				Note:	A read access to a message object can be combined with the reset of the control bits IntPdn and NewDat. The values of these bits that are transferred to the CANIFnMCTL register always reflect the status before resetting these bits.
1	DataA	R/W	0x0	Access [Data Byte 0 to 3
				When wr	RNRD=1 (writes):
				0: Data b	bytes 0-3 are unchanged.
				1: Transf object.	er data bytes 0-3 (CANIFnDA1 and CANIFnDA2) to message
				When wr	RNRD=0 (reads):
				0: Data b	oytes 0-3 are unchanged.
				1: Transf CANIFnI	fer data bytes 0-3 in message object to CANIFnDA1 and DA2 .

Bit/Field	Name	Туре	Reset	Description
0	DataB	R/W	0x0	Access Data Byte 4 to 7
				When wRNRD=1 (writes):
				0: Data bytes 4-7 unchanged.
				1: Transfer data bytes 4-7 (CANIFnDB1 and CANIFnDB2) to message object.
				When wRNRD=0 (reads):
				0: Data bytes 4-7 unchanged.
				1: Transfer data bytes 4-7 in message object to CANIFnDB1 and CANIFnDB2.

Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028

Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088

The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.

CAN IF1 Mask 1 (CANIF1MSK1)

CAN0 base: 0x4004.0000 Offset 0x028 Type RO, reset 0x0000.FFFF

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , ,		1	rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															0	
,	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			· ·		1	M	I Isk I			•		1	1	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO	0:	x0000	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
15:	:0		Msk		R/W	(DxFF	Identi	fier Masl	<						
								0: The	e corresp	onding	identifie	r bit (ID)	in the m	nessage	object c	annot

0: The corresponding identifier bit (ID) in the message object cannot inhibit the match in acceptance filtering.

1: The corresponding identifier bit (ID) is used for acceptance filtering.

Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C

This register holds extended mask information that accompanies the CANIFnMSK1 register.

CAN IF1 Mask 2 (CANIF1MSK2)

CAN0 base: 0x4004.0000 Offset 0x02C Type RO, reset 0x0000.FFFF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
								rese	rved		l		1	•	1	·				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
[MXtd	MDir	reserved	12	r	10	1		,	Msk	5	4	ı	1	1					
Туре	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	1	1	1	0	0	0	0	0	1	1	1	1	1	1	1	1				
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption											
31:	16	1	reserved		RO	0	x0000	Softwa	are shou	ld not re	ly on th	e value o	of a rese	erved bit	. To prov	vide				
							x0000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should to preserved across a read-modify-write operation.													
							preserved across a read-modify-write operation.													
15	5		MXtd		R/W		0x1	Mask	Extende	d Identif	ier									
									extende ect on th				ne CANI	FnARB	2 registe	er) has				
												Ũ	ad for a	aaantan	oo filtorir					
								I. The	exterio			ta is us	eu ior a	cceptan	ce filterir	ıg.				
14	1		MDir		R/W		0x1	Mask	Messag	e Directi	on									
									e messa ect for a				ne CANI	FnARB	2 registe	r) has				
								1: The	messa	ge direct	ion bit D	oir is us	ed for a	cceptan	ce filterir	ng.				
13	3	1	reserved		RO		0x1	Softwa	are shou	ld not re	ly on th	e value o	of a rese	erved bit	. To prov	vide				
								•	atibility w		•				ed bit sh	ould be				
12:	0		Msk		R/W		0xFF	Identif	ier Masł	ζ.										
									corresp the mat			• • •		nessage	object c	annot				

1: The corresponding identifier bit (ID) is used for acceptance filtering.

Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090

These registers hold the identifiers for acceptance filtering.

CAN IF1 Arbitration 1 (CANIF1ARB1)

CAN0 base: 0x4004.0000 Offset 0x030 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved		1	1		1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	1 1		r i		1	I I	D D		I	Ì	1	1	I	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO	0:	x0000	compa		vith futur	e produ	cts, the v	alue of	erved bit a reserv n.	•	
15	:0		ID		R/W		0x00	Messa	age Iden	tifier						
								This b						NIFnAR	•	

create the message identifier. ID[28:0] is the Extended Frame and ID[28:18] is the Standard Frame.

Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094

These registers hold information for acceptance filtering.

CAN IF1 Arbitration 2 (CANIF1ARB2)

CAN0 base: 0x4004.0000 Offset 0x034 Type RO, reset 0x0000.0000

.,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19 I	18	17	16
								rese	rved				1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10001																
	15	14 Xtd	13 Dir	12	11	10	9	8	7	6 ID	5	4	3	2	1	0
Turne	MsgVal R/W	Xtd R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Type Reset	R/W 0	R/W 0	R/W 0	0	0	R/W 0	0	0	R/W 0	R/W 0	R/W 0	0	R/W 0	0	0	0
Bit/F	ield		Name		Туре	1	Reset	Descr	iption							
31:	16	I	reserved		RO	0	x0000				•	e value cts, the v			•	
								•	•		•	fy-write				
1	5		MsgVal		R/W		0x0	Messa	age Valio	b						
	0: The message object is ignored by the message handler. 1: The message object is configured and will be considered by th															
	0: The message object is ignored by the message handler. 1: The message object is configured and will be considered by the message handler within the CAN controller. All unused message objects should have this bit cleared during															the
								initiali: The are m fields	zation a sgVal I odified c in the C	nd befor bit must br if the r ANIFnA	e clearir also be nessage RBn reg	hould ha ng the Ir cleared l e object i gisters, tl DLC bits	nit bit in before a s no lon he Xtd a	n the CA ny of the ger requ and Dir	NCTL re followin ired: the bits in the	egister. ng bits e ID bit ne
14	4		Xtd		R/W		0x0	Exten	ded Ider	ntifier						
								0: The	e 11-bit \$	Standard	l Identifi	er will be	used fo	or this m	essage o	object.
								1: The	e 29-bit I	Extende	d Identif	ier will b	e used f	or this m	iessage	object.
1;	3		Dir		R/W		0x0	Messa	age Dire	ction						
								messa	age obje	ct is trai	nsmitted	mote Fra . On rec age is sto	eption o	f a Data	Frame v	vith
								as a D	Data Fra	me. On	receptio	espectiv n of a Re essage	emote F	rame wit	th match	ing
12	:0		ID		R/W		0x0	Messa	age Ider	tifier						
									ier. ID[2			IIFnARE ded Frar	•			0

Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098

This register holds the control information associated with the message object to be sent to the Message RAM.

CAN IF1 Message Control (CANIF1MCTL)

CAN0 base: 0x4004.0000

Offset 0x038 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								rese	rved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst	EoB		reserved			DI	С		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/F	ield		Name		Туре	F	Reset	Descri	iption								
31:	16	r	reserved	l	RO	0:	×0000	compa	atibility v	vith futu	ely on the re produc ad-modif	ts, the v	alue of a	a reserv	•		
1	5		NewDat		R/W		0x0	New D	Data								
				0: No new data has been written into the data portion of this message object by the message handler since the last time this flag was cleared by the CPU. 1: The message handler or the CPU has written new data into the data													
										-	ller or the ge object.		as writte	n new da	ata into t	he data	
14	4		MsgLst		R/W		0x0	Messa	age Lost								
								0 : No CPU.	messag	ge was l	ost since	the last	time thi	s bit was	s reset b	y the	
										-	ller stored CPU has		-		is object	when	
											or messag er set to 0			he Dir	bit in the		
1;	3		IntPnd		R/W		0x0	Interru	ipt Pend	ling							
								0: This	s messa	ge obje	ct is not t	he sour	ce of an	interrup	t.		
								identif	ier in the age obje	CANI	ct is the s nterrupt re is not a	(CANIN	I T) regis	ter will p	oint to th	nis	
1:	2		UMask		R/W		0x0	Use A	cceptan	ce Mas	k						
								0: Mas	sk ignore	ed.							
								1: Use	e mask (Msk, MX	td, and I	MDir)fo	or accep	tance fil	tering.		

Bit/Field	Name	Туре	Reset	Description
11	TxIE	R/W	0x0	Transmit Interrupt Enable
				0: The IntPnd bit in the CANIFnMCTL register is unchanged after a successful transmission of a frame.
				1: The IntPnd bit in the CANIFnMCTL register is set after a successful transmission of a frame.
10	RxIE	R/W	0x0	Receive Interrupt Enable
				0: The IntPnd bit in the CANIFnMCTL register is unchanged after a successful reception of a frame.
				1: The IntPnd bit in the CANIFnMCTL register is set after a successful reception of a frame.
9	RmtEn	R/W	0x0	Remote Enable
				0: At the reception of a Remote Frame, the TxRqst bit in the CANIFnMCTL register is left unchanged.
				1: At the reception of a Remote Frame, the TxRqst bit in the CANIFnMCTL register is set.
8	TxRqst	R/W	0x0	Transmit Request
				0: This message object is not waiting for transmission.
				1: The transmission of this message object is requested and is not yet done.
7	EoB	R/W	0x0	End of Buffer
				0: Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer.
				1: Single message object or last message object of a FIFO Buffer.
				This bit is used to concatenate two or more message objects (up to 32) to build a FIFO buffer. For a single message object (thus not belonging to a FIFO buffer), this bit must be set to 1.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	DLC	R/W	0x0	Data Length Code
				Value Description
				0x0-0x8 Specifies the number of bytes in the Data Frame.
				0x9-0xF Defaults to a Data Frame with 8 bytes.
				The DLC bit in the CANIFnMCTL register of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it writes DLC to the value given by the received message

it writes ${\tt DLC}$ to the value given by the received message.

Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040 Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044 Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048 Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0 Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4 Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8

These registers contain the data to be sent or that has been received. In a CAN Data Frame, data byte 0 is the first byte to be transmitted or received and data byte 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte is transmitted first.

CAN IF1 Data A1 (CANIF1DA1)

CAN0 base: 0x4004.0000 Offset 0x03C Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved			1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					1	Da	l ata I			1				1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	16		reserved		RO	0	x0000	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	vide hould be
15:	:0		Data		R/W		0x00	Data								
										0		ntain dat B1 data	,		,	nDA2 IIFnDB2

The CANIFnDA1 registers contain data bytes 1 and 0; CANIFnDA2 data bytes 3 and 2; CANIFnDB1 data bytes 5 and 4; and CANIFnDB2 data bytes 7 and 6.

Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100

Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104

The **CANTXRQ1** and **CANTXRQ2** registers hold the TxRqst bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending. The TxRqst bit of a specific message object can be changed by three sources: (1) the CPU via the **CAN IFn Message Control (CANIFnMCTL)** register, (2) the message handler state machine after the reception of a Remote Frame, or (3) the message handler state machine after a successful transmission.

The **CANTXRQ1** register contains the TxRqst bit of the first 16 message objects in the message RAM; the **CANTXRQ2** register contains the TxRqst bit of the second 16 message objects.

CAN0 ba Offset 0x Type RO	100					-			-																		
	31		30		29	28		27		26	2	5	24	23		22	21		20		19		18	1	7	16	
		1		1	1		1		1		1		rese	l erved	1	Ĩ		1		1		1		1			
Туре	RO		RO	I	RO	RO		RO	I	20		0	RO	RO		RO	RO		RO		RO		RO	R		RO	
Reset	0		0		0	0		0		0		C	0	0		0	0		0		0		0	()	0	
	15		14		13	12		11		10	9	9	8	7		6	5		4		3		2	1		0	
		T		Ì	r		- -		T		T	1	Tx	1 Rqst	1	Î		T				T		T]
Type RO RO RO RO RO RO RO RO RO RO RO RO RO																											
Reset	0		0		0	0		0		0		D	0	0		0	0		0		0		0	()	0	
Bit/F	Type RO RO RO RO RO RO RO RO RO RO RO RO RO																										
31:	16			rese	erved			RO			0x000	00	comp	vare sho atibility erved ac	wit	h futur	e pro	duct	s, the	valı	ue of	far				ide ould be	
15	:0			Txl	Rqst			RO			0x00)	Trans	missio	۱R	equest	Bits										
													(of all	messa	ge	objects	s)										
													0: Th	e mess	age	e objec	t is no	ot wa	aiting	for t	rans	mis	sion.				
													1: Th	e transi	nis	sion of	the r	ness	sage c	obje	ct is	req	ueste	ed an	d is	not yet	

done.

CAN Transmission Request 1 (CANTXRQ1)

Register 32: CAN New Data 1 (CANNWDA1), offset 0x120

Register 33: CAN New Data 2 (CANNWDA2), offset 0x124

The **CANNWDA1** and **CANNWDA2** registers hold the NewDat bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated. The NewDat bit of a specific message object can be changed by three sources: (1) the CPU via the **CAN IFn Message Control (CANIFnMCTL)** register, (2) the message handler state machine after the reception of a Data Frame, or (3) the message handler state machine after a successful transmission.

The **CANNWDA1** register contains the NewDat bit of the first 16 message objects in the message RAM; the **CANNWDA2** register contains the NewDat bit of the second 16 message objects.

CAN Ne CAN0 bas Offset 0x7 Type RO,	se: 0x40 120	04.0000		A1)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	Î		r r		1	rese	erved		i	1			1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r	i I		г т		r	Nev	vDat	r	r			ſ	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:'	16	I	reserved		RO	0	x0000	compa	atibility w	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
15:	:0		NewDat		RO		0x00	New [Data Bits	5						
								(of all	messag	e object	s)					
								object				en into tl r since th				

1: The message handler or the CPU has written new data into the data portion of this message object.

Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144

The **CANMSG1INT** and **CANMSG2INT** registers hold the IntPnd bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending. The IntPnd bit of a specific message object can be changed through two sources: (1) the CPU via the CAN IFn Message Control (CANIFnMCTL) register, or (2) the message handler state machine after the reception or transmission of a frame.

This field is also encoded in the CAN Interrupt (CANINT) register.

The **CANMSG1INT** register contains the IntPnd bit of the first 16 message objects in the message RAM; the **CANMSG2INT** register contains the IntPnd bit of the second 16 message objects.

Type RO,	reset 0x	0000.000	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		 		r	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		T		I	I IntF	Pnd L							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	31:16 reserved RO 0x0000						Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
15	:0		IntPnd		RO		0x00	Interru	upt Pend	ing Bits						
						(of all message objects)										
					0: This message object is not the source of an interrupt.											

1: This message object is the source of an interrupt.

CAN Message 1 Interrupt Pending (CANMSG1INT)

CAN0 base: 0x4004.0000 Offset 0x140

Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160

Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164

The **CANMSG1VAL** and **CANMSG2VAL** registers hold the MsgVal bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message value of a specific message object can be changed with the **CAN IFn Message Control (CANIFnMCTL)** register.

The **CANMSG1VAL** register contains the MsgVal bit of the first 16 message objects in the message RAM; the **CANMSG2VAL** register contains the MsgVal bit of the second 16 message objects in the message RAM.

CAN Message 1 Valid (CANMSG1VAL) CAN0 base: 0x4004.0000 Offset 0x160 Type RO, reset 0x0000.0000

iype ito	, 10301 07	.0000.000	50													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Î I		 		1	rese	I erved	I	1	I	1	1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		MsgVal														
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	Bit/Field Name Type Reset Descrip						Description									
31:	16	reserved RO 0x0000				Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
15	:0		MsgVal		RO		0x00	Mess	age Valio	d Bits						
						(of all message objects)										

0: This message object is not configured and is ignored by the message handler.

1: This message object is configured and should be considered by the message handler.

15 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S2110 controller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt.

Note: Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables for more information.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

15.1 Block Diagram




Figure 15-1. Analog Comparator Module Block Diagram

15.2 Functional Description


Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 15-2 on page 390, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.





A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

Table 15-1	. Comparator	0 Operating	Modes
------------	--------------	-------------	-------

ACCNTL0	Com	parator 0		
ASRCP	VIN-	VIN+	Output	Interrupt
00	C0-	C0+	C0o/C1+	yes
01	C0-	C0+	C0o/C1+	yes
10	C0-	Vref	C0o/C1+	yes
11	C0-	reserved	C0o/C1+	yes

Table 15-2. C	Comparator 1	Operating	Modes
---------------	--------------	-----------	-------

ACCNTL1	Com	Comparator 1												
ASRCP	VIN-	VIN+	Output	Interrupt										
00	C1-	C0o/C1+ ^a	n/a	yes										
01	C1-	C0+	n/a	yes										
10	C1-	Vref	n/a	yes										
11	C1-	reserved	n/a	yes										

a. C0o and C1+ signals share a single pin and may only be used as one or the other.

ACCNTL2	Com	parator 2		
ASRCP	VIN-	VIN+	Output	Interrupt
00	C2-	C2+	n/a	yes
01	C2-	C0+	n/a	yes
10	C2-	Vref	n/a	yes
11	C2-	reserved	n/a	yes

Table 15-3. Comparator 2 Operating Modes

15.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 15-3 on page 391. This is controlled by a single configuration register (**ACREFCTL**). Table 15-4 on page 391 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.




Figure 15-3. Comparator Internal Reference Structure

Table 15-4. Internal Reference Voltage and ACREFCTL Field Values

	Register	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=0		0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.

ACREFCTL R	legister	Output Reference Voltage Based on VREF Field Value								
EN Bit Value	RNG Bit Value									
EN=1	RNG=0	Total resistance in ladder is 32 R.								
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$								
		$V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{32}$								
		$V_{REF} = 0.825 + 0.103$ VREF								
		The range of internal reference in this mode is 0.825-2.37 V.								
	RNG=1	Total resistance in ladder is 24 R.								
		$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$								
		$V_{REF} = AV_{DD} \times \frac{(VREF)}{24}$								
		$V_{REF} = 0.1375 \times V_{REF}$								
		The range of internal reference for this mode is 0.0-2.0625 V.								

15.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with co- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C00 pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

15.4 Register Map

Table 15-5 on page 393 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Offset	Name	Туре	Reset	Description	See page
0x00	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	394
0x04	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	395
0x08	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	396
0x10	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	397
0x20	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	398
0x24	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	399
0x40	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	398
0x44	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	399
0x60	ACSTAT2	RO	0x0000.0000	Analog Comparator Status 2	398
0x64	ACCTL2	R/W	0x0000.0000	Analog Comparator Control 2	399

Table 15-5. Analog Comparators Register Map

15.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparator.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000 Offset 0x00 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1 1			reser	ved	Î		I	ſ	Í	1	
l					1								I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		т г 1		reserved	· · · ·		1		1	1	IN2	IN1	INO
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	t Description								
31:	c		compa	ıtibility v	uld not re vith futur oss a rea	e produ	cts, the	value of	a reserv	•						
2			IN2		R/W1C		0	Compa	arator 2	Masked	Interru	ot Status	6			
								Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.								
1			IN1		R/W1C		0	Comparator 1 Masked Interrupt Status								
							Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.									
0			IN0		R/W1C		0	Compa	arator 0	Masked	Interru	ot Status	6			
										sked inte ling inter	•	ate of thi	is interru	ıpt. Write	e 1 to this	s bit to

Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparator.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x04 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved	1			1 1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				reserved			1			1 1	IN2	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31:	:3	I	reserved		RO		0x00	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv	•	
2			IN2		RO		0	Comp	arator 2	Interrup	t Status					
												errupt ha	is been g	jenerate	d by con	nparator
1			IN1		RO		0	Comp	arator 1	Interrup	t Status					
								When set, indicates that an interrupt has been gener 1.						jenerate	d by con	nparator
0			IN0		RO		0	Comp	arator 0	Interrup	t Status					
								When set, indicates that an interrupt has been generated by compa 0.							nparator	

Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparator.

Analog	Comparator	Interrupt Enable	(ACINTEN)
--------	------------	------------------	-----------

Base 0x4003.C000 Offset 0x08 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved															
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			г <u>г</u>		reserved			1		1		IN2	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:3	I	reserved		RO		0x00	compa	atibility v	vith futur	e produ	cts, the v	of a rese value of a operation	a reserv	•	
2			IN2		R/W		0	Comp	arator 2	Interrup	t Enable	Э				
								•		•			upt from	the com	narator	2 output
								vvnen	301, 0110		Control		apriloni		iparator	
1			IN1		R/W		0	Comp	arator 1	Interrup	t Enable	e				
								When	set, ena	bles the	controll	er interru	upt from t	he com	parator 1	output.
0			IN0		R/W		0	Comp	arator 0	Interrup	t Enable	Э				
								When set, enables the controller interrupt from the comparator 0 output.								

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x10 Type R/W, reset 0x0000.0000

yperov	, 10001 0/		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	г г		1	rese	rved			1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved			EN	RNG		rese	rved			VF	REF	1
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	10	l	reserved	I	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
9 EN R/W 0 Resistor Ladder Enable																
								resisto	•	r is unpo		he resiste If 1, the i		•		-
												e interna nd progr			umes th	e least
8			RNG		R/W		0	Resist	tor Ladd	er Rang	е					
								laddei		otal resis		e of the f 32 R. If				
7:	4	l	reserved	I	RO		0x00	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.								
3:	0		VREF		R/W		0x00	Resist	tor Ladd	er Volta	ge Ref					
								an an the inf	alog mu ternal re	tiplexer. ference	The vol voltage	resistor Itage cor available	respond e for con	ling to th	e tap po . See Ta	sition is

15-4 on page 391 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40 Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x60

These registers specify the current output value of the comparator.

Analog	Comparator	Status	0 (ACS	TAT0)
, analog	oomparator	otatao	0,000	.,,

Base 0x4003.C000 Offset 0x20

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1 1		г г		1	rese	erved			1	1		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1 1		r r I		res	erved	1			Î	1		OVAL	reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
31:	Bit/Field Name Type 31:2 reserved RO						Reset 0x00	Softw comp prese	atibility v rved acr	vith futur oss a rea	e produ ad-mod	e value icts, the ify-write	value of	a reserv	•	vide nould be	
1			OVAL		RO		0	Comp	parator C	output Va	lue						
								The O	VAL bit :	specifies	the cu	rent out	out value	e of the o	compara	ator.	
0			reserved		RO		0	The OVAL bit specifies the current output value of the comparator. Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									

Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x24 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x44 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x64

These registers configure the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)

Base 0x4 Offset 0x2 Type R/W	24		00.00	000		,											
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1 1		1		T	rese	rved			1		1	1	'
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		reserved			AS	RCP		rese	rved		ISLVAL	IS	EN	CINV	reserved
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
Bit/F	ield			Name		Туре		Reset	Descri	iption							
31:	11			reserved		RO		0x00	compa	atibility v	vith futur	e produ	ne value o licts, the v ify-write o	alue of	a reserv		
10	:9			ASRCP		R/W		0x00	Analog	g Source	e Positiv	е					
											•		ource of i ings for t	•	0		terminal
									Value	Functi	on						
									0x0	Pin va	lue						
									0x1	Pin va	lue of CO)+					
									0x2	Interna	al voltage	e refere	nce				
									0x3	Reserv	/ed						
8:			reserved		RO		0	compa	atibility v	vith futur	e produ	ne value o licts, the v ify-write o	alue of	a reserv	•		
4				ISLVAL		R/W		0	Interru	ipt Sens	e Level	Value					
					The ISLVAL bit specifies the sense value of the input that generates an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.												

Bit/Field	Name	Туре	Reset	Description
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

16 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The Stellaris[®] PWM module consists of one PWM generator block and a control block. The PWM generator block contains one timer (16-bit down or up/down counter), two PWM comparators, a PWM signal generator, a dead-band generator, and an interrupt selector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

The PWM generator block produces two PWM signals that can either be independent signals (other than being based on the same timer and therefore having the same frequency) or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation block is managed by the output control block before being passed to the device pins.

The Stellaris[®] PWM module provides a great deal of flexibility. It can generate simple PWM signals, such as those required by a simple charge pump. It can also generate paired PWM signals with dead-band delays, such as those required by a half-H bridge driver.

16.1 Block Diagram

Figure 16-1 on page 401 provides a block diagram of a Stellaris[®] PWM module. The LM3S2110 controller contains one generator block (PWM0) and generates two independent PWM signals or one paired PWM signal with dead-band delays inserted.




Figure 16-1. PWM Module Block Diagram

16.2 Functional Description

16.2.1 PWM Timer

The timer runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode is used for

generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.

The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse.

16.2.2 PWM Comparators

There are two comparators in the PWM generator that monitor the value of the counter; when either match the counter, they output a single-clock-cycle-width High pulse. When in Count-Up/Down mode, these comparators match both when counting up and when counting down; they are therefore qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 16-2 on page 402 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 16-3 on page 403 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode.




Figure 16-2. PWM Count-Down Mode




Figure 16-3. PWM Count-Up/Down Mode

16.2.3 PWM Signal Generator

The PWM generator takes these pulses (qualified by the direction signal), and generates two PWM signals. In Count-Down mode, there are four events that can affect the PWM signal: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect the PWM signal: zero, load, match A down, match A up, match B down, and match B up. The match A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, PWMA, is generated based only on the match A event, and the second signal, PWMB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 16-4 on page 403 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles.




Figure 16-4. PWM Generation Example In Count-Up/Down Mode

In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A

changes the duty cycle of the PWMA signal, and changing the value of comparator B changes the duty cycle of the PWMB signal.

16.2.4 Dead-Band Generator

The two PWM signals produced by the PWM generator are passed to the dead-band generator. If disabled, the PWM signals simply pass through unmodified. If enabled, the second PWM signal is lost and two PWM signals are generated based on the first PWM signal. The first output PWM signal is the input signal with the rising edge delayed by a programmable amount. The second output PWM signal is the inversion of the input signal with a programmable delay added between the falling edge of the input signal and the rising edge of this new signal.

This is therefore a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 16-5 on page 404 shows the effect of the dead-band generator on an input PWM signal.




Figure 16-5. PWM Dead-Band Generator

16.2.5 Interrupt Selector

The PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. The selection of events allows the interrupt to occur at a specific position within the PWM signal. Note that interrupts are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

16.2.6 Synchronization Methods

There is a global reset capability that can reset the counter of the PWM generator.

The counter load values and comparator match values of the PWM generator can be updated in two ways. The first is immediate update mode, where a new value is used as soon as the counter reaches zero. By waiting for the counter to reach zero, a guaranteed behavior is defined, and overly short or overly long output PWM pulses are prevented.

The other update method is synchronous, where the new value is not used until a global synchronized update signal is asserted, at which point the new value is used as soon as the counter reaches zero. This second mode allows multiple items to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values.

16.2.7 Fault Conditions

There are two external conditions that affect the PWM block; the signal input on the Fault pin and the stalling of the controller by a debugger. There are two mechanisms available to handle such

conditions: the output signals can be forced into an inactive state and/or the PWM timers can be stopped.

Each output signal has a fault bit. If set, a fault input signal causes the corresponding output signal to go into the inactive state. If the inactive state is a safe condition for the signal to be in for an extended period of time, this keeps the output signal from driving the outside world in a dangerous manner during the fault condition. A fault condition can also generate a controller interrupt.

Each PWM generator can also be configured to stop counting during a stall condition. The user can select for the counters to run until they reach zero then stop, or to continue counting and reloading. A stall condition does not generate a controller interrupt.

16.2.8 Output Control Block

With the PWM generator block producing two raw PWM signals, the output control block takes care of the final conditioning of the PWM signals before they go to the pins. Via a single register, the set of PWM signals that are actually enabled to the pins can be modified; this can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). Similarly, fault control can disable any of the PWM signals as well. A final inversion can be applied to any of the PWM signals, making them active Low instead of the default active High.

16.3 Initialization and Configuration

The following example shows how to initialize the PWM Generator 0 with a 25-KHz frequency, and with a 25% duty cycle on the PWM0 pin and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x0010.0000 to the **RCGC0** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register.
- 4. Configure the **Run-Mode Clock Configuration (RCC)** register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- 5. Configure the PWM generator for countdown mode with immediate updates to the parameters.
 - Write the **PWM0CTL** register with a value of 0x0000.0000.
 - Write the **PWM0GENA** register with a value of 0x0000.008C.
 - Write the **PWM0GENB** register with a value of 0x0000.080C.
- 6. Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. This translates to 400 clock ticks per period. Use this value to set the **PWM0LOAD** register. In Count-Down mode, set the Load field in the **PWM0LOAD** register to the requested period minus one.
 - Write the **PWM0LOAD** register with a value of 0x0000.018F.
- 7. Set the pulse width of the PWM0 pin for a 25% duty cycle.

- Write the **PWM0CMPA** register with a value of 0x0000.012B.
- 8. Set the pulse width of the PWM1 pin for a 75% duty cycle.
 - Write the **PWM0CMPB** register with a value of 0x0000.0063.
- 9. Start the timers in PWM generator 0.
 - Write the **PWM0CTL** register with a value of 0x0000.0001.
- **10.** Enable PWM outputs.
 - Write the **PWMENABLE** register with a value of 0x0000.0003.

16.4 Register Map

Table 16-1 on page 406 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM base address of 0x4002.8000.

Table 16-1. PWM Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	PWMCTL	R/W	0x0000.0000	PWM Master Control	408
0x004	PWMSYNC	R/W	0x0000.0000	PWM Time Base Sync	409
0x008	PWMENABLE	R/W	0x0000.0000	PWM Output Enable	410
0x00C	PWMINVERT	R/W	0x0000.0000	PWM Output Inversion	411
0x010	PWMFAULT	R/W	0x0000.0000	PWM Output Fault	412
0x014	PWMINTEN	R/W	0x0000.0000	PWM Interrupt Enable	413
0x018	PWMRIS	RO	0x0000.0000	PWM Raw Interrupt Status	414
0x01C	PWMISC	R/W1C	0x0000.0000	PWM Interrupt Status and Clear	415
0x020	PWMSTATUS	RO	0x0000.0000	PWM Status	416
0x040	PWM0CTL	R/W	0x0000.0000	PWM0 Control	417
0x044	PWM0INTEN	R/W	0x0000.0000	PWM0 Interrupt Enable	419
0x048	PWM0RIS	RO	0x0000.0000	PWM0 Raw Interrupt Status	421
0x04C	PWM0ISC	R/W1C	0x0000.0000	PWM0 Interrupt Status and Clear	422
0x050	PWM0LOAD	R/W	0x0000.0000	PWM0 Load	423
0x054	PWM0COUNT	RO	0x0000.0000	PWM0 Counter	424
0x058	PWM0CMPA	R/W	0x0000.0000	PWM0 Compare A	425
0x05C	PWM0CMPB	R/W	0x0000.0000	PWM0 Compare B	426
0x060	PWM0GENA	R/W	0x0000.0000	PWM0 Generator A Control	427
0x064	PWM0GENB	R/W	0x0000.0000	PWM0 Generator B Control	430
0x068	PWM0DBCTL	R/W	0x0000.0000	PWM0 Dead-Band Control	433

Offset	Name	Туре	Reset	Description	See page
0x06C	PWM0DBRISE	R/W	0x0000.0000	PWM0 Dead-Band Rising-Edge Delay	434
0x070	PWM0DBFALL	R/W	0x0000.0000	PWM0 Dead-Band Falling-Edge-Delay	435

16.5 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.

PWM Master Control (PWMCTL)

Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation block.

Base 0x4 Offset 0x	002.800	0 x0000.000	,													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	reser	ved			1	1		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					1	reserved	r			1	1		1	GlobalSync0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31	:1	r	reserved		RO		0x00	compa	tibility w	ith futur/	e produ	cts, the	of a rese value of operatio	a reserv	•	vide hould be
C)	Gle	obalSyno	c0	R/W		0	Update	e PWM	Generat	or 0					
								Setting	this bit	causes	any que	eued up	date to a	load or	compa	rator

Update PWM Generator 0 Setting this bit causes any queued update to a load or comparator register in PWM generator 0 to be applied the next time the corresponding counter becomes zero. This bit automatically clears when

the updates have completed; it cannot be cleared by software.

16

RO

0

0 Sync0

R/W

0

Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Writing a bit in this register to 1 causes the specified counter to reset back to 0; writing multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

20

RO

0

4

RO

0

19

RO

0

3

RO

0

18

RO

0

2

RO

0

17

RO

0

1

RO

0

PWM Time Base Sync (PWMSYNC)

Base 0x4002.8000 Offset 0x004 Type R/W, reset 0x0000.0000

30 29 26 25 24 23 22 31 28 27 21 reserved Туре RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 reserved Туре RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0

Bit/Field	Name	Туре	Reset	Description
31:1	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	Sync0	R/W	0	Reset Generator 0 Counter
				Performs a reset of the PWM generator 0 counter.

Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated PWM signals are output to device pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding PWM signal is passed through to the output stage, which is controlled by the **PWMINVERT** register. When bits are not set, the PWM signal is replaced by a zero value which is also passed to the output stage.

PWM Output Enable (PWMENABLE)

Base 0x4002.8000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	I	г г		1	rese	rved			1	1	1	1	1	
_					L												
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	I	, , ,		rese	erved		1 1		1	1	1	PWM1Er	n PWM0En	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F 31			Name reserved		Type RO		Reset 0x00	Software should not rely on the value of a res compatibility with future products, the value o preserved across a read-modify-write operation						f a reserv	•		
1			PWM1Er	ו	R/W		0	PWM ²	1 Outpu	it Enable							
								When pin.	set, allo	ows the g	enerate	ed PWM1	signal	to be pas	sed to th	e device	
0	1		PWM0Er	ı	R/W		0	PWM0 Output Enable									
								When set, allows the generated PWM0 signal to be passed to the device pin.									

Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWM signals on the device pins. The PWM signals generated by the PWM generator are active High; they can optionally be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive channels maintain the correct polarity.

PWM Output Inversion (PWMINVERT)

Base 0x4002.8000 Offset 0x00C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	1	т т т		1	rese	rved	1		1	1 I		1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	1	г т 1		res	erved	1	1		1			PWM1Inv	PWM0Inv		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/F	Bit/Field Name Type Reset Description																	
31	:2		reserved	1	RO		0x00	compa	atibility v	with futur	e produ	ne value o ucts, the v lify-write o	value of a	a reserv	•			
1			PWM1In	v	R/W 0 Invert PWM1 Signal													
								When set, the generated PWM1 signal is inverted.										
0			PWM0In	v	R/W		0	Invert	PWM0	Signal								
								When set, the generated PWM0 signal is inverted.										

Register 5: PWM Output Fault (PWMFAULT), offset 0x010

This register controls the behavior of the PWM outputs in the presence of fault conditions. Both the fault input and debug events are considered fault conditions. On a fault condition, each PWM signal can either be passed through unmodified or driven Low. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the PWM signal continues to be generated.

Fault condition control happens before the output inverter, so PWM signals driven Low on fault are inverted if the channel is configured for inversion (therefore, the pin is driven High on a fault condition).

PWM C	Dutput	Fault (P	WMFAU	ULT)												
Base 0x4 Offset 0x0 Type R/W	010	0 0x0000.00	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, , , ,				I I	rese	rved			1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	RO RO <th< td=""><td>0</td></th<>	0			
		1			· · ·		rese	rved	,				1	RO RO 0 0 2 1 Fault1 I RO R/W 0 0 rved bit. To provid a reserved bit shouth. n. ow on a fault condition	Fault0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO					R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
31:	:2	r	reserved		RO	RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
1			Fault1		R/W		0	PWM	1 Driven	Low on	Fault					
								When	set, the	PWM1	output s	ignal is o	driven Lo	ow on a	fault cor	dition.
0)		Fault0		R/W		0	PWM	0 Driven	Low on	Fault					
								When	set, the	PWM0	output s	ignal is o	driven Lo	ow on a	fault cor	ndition.

Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generator.

PWM Interrupt Enable (PWMINTEN)

Base 0x4002.8000 Offset 0x014 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 I		· · ·		1	reserved		1	1	1	1	1		IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		· ·		•	reserved		1	1	1		1	1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Field Name Type Reset Description 31:17 reserved RO 0x00 Software scompatibili preserved 16 IntFault R/W 0 Fault Inter When 1, a								are shou atibility v ved acr	vith futur oss a re t Enable	re produ ad-modi	cts, the v fy-write	value of operatio	a reserv n.	ed bit s		
15:	:1		reserved		RO		0x00	compa	atibility v	vith futur	re produ		alue of		•	vide hould be
0			IntPWM0		R/W		0	PWM) Interru	pt Enab	le					
								When an inte		terrupt o	occurs w	hen the	PWM g	enerator	0 block	asserts

Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. The fault interrupt is latched on detection; it must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register (see page 415). The PWM generator interrupts simply reflect the status of the PWM generator; they are cleared via the interrupt status register in the PWM generator block. Bits set to 1 indicate the events that are active; a zero bit indicates that the event in question is not active.

PWM Raw Interrupt Status (PWMRIS)

Base 0x4002.8000

Offset 0x018 Type RO, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	ı	1 1 1		1	reserved		1		1	1	1	Î	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			I	reserved		1		1	1	T	1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31:	17 reserved RO 0x00 Softwa compa preser							tibility v	vith futur	e produ	ne value o ucts, the v lify-write o	alue of	a reserv	•		
10	6		IntFault		RO		0	Fault I	nterrupt	t Asserte	d					
								Indicat	es that	the fault	input h	as been	asserte	d.		
15	i:1 reserved				RO		0x00	compa	tibility v	vith futur	e produ	ne value o ucts, the v lify-write o	alue of	a reserv	•	
0)		IntPWM0)	RO		0	PWM0	Interru	pt Asser	ted					
								Indicat	es that	the PW/	M aene	rator 0 ble	ock is a	ssertina	its inter	runt
								maioat	55 thát		n gone			cooring		apt.

Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C

This register provides a summary of the interrupt status of the PWM generator block. A bit set to 1 indicates that the generator block is asserting an interrupt. The individual interrupt status registers must be consulted to determine the reason for the interrupt, and used to clear the interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	reserved		1		1	1	1	1	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•				1	reserved				1	1	1	1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31:	17	Name			RO		0x00					e value icts, the v			•	vide nould be
								preser	ved acr	oss a rea	ad-mod	ify-write	operatio	n.		
16	6		IntFault		R/W1C		0	Fault I	nterrupt	Asserte	d					
								Indicat	tes if the	e fault in	put is a	sserting a	an interr	upt.		
15:	•1		reserved		RO		0x00	Softwa	ara shai	ild not re	alv on th	ne value	of a rose	arved hit	To prov	vide
10.	. 1	reserved			RO		0,00	compa	atibility v	vith futur	e produ		alue of	a reserv	•	nould be
0 IntPWM0 RO 0 PWM) Interru	pt Status	S					
								Indica	tes if the	e PWM g	generato	or 0 blocl	k is asse	erting an	interrup	ot.

PWM Interrupt Status and Clear (PWMISC)

Base 0x4002.8000

Offset 0x01C Type R/W1C, reset 0x0000.0000 PWM Status (PWMSTATUS)

Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the status of the Fault input signal.

Base 0x4002.8000 Offset 0x020 Type RO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 15 14 13 12 11 9 8 7 6 5 4 3 2 1 0 Fault reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 31:1 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 Fault RO 0 Fault Interrupt Status When set to 1, indicates the fault input is asserted.

November 29, 2007

Register 10: PWM0 Control (PWM0CTL), offset 0x040

This register configures the PWM signal generation block. The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via this register. The block produces the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

These registers configure the PWM signal generation blocks (PWM0CTL controls the PWM generator 0 block, and so on). The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via these registers. The blocks produce the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the PWM0 and PWM1 outputs.

Base 0x4002.8000 Offset 0x040 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 18 17 16 19 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CmpBUp oadUp Debug Mode Enable CmpAUp reserved Туре RO RO RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Type Reset 31.6 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 5 CmpBUpd R/W 0 Comparator B Update Mode Same as CmpAUpd but for the comparator B register. 4 CmpAUpd R/W 0 Comparator A Update Mode The Update mode for the comparator A register. If 0, updates to the register are reflected to the comparator the next time the counter is 0. If 1, updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register (see page 408). 3 R/W 0 LoadUpd Load Register Update Mode The Update mode for the load register. If 0, updates to the register are reflected to the counter the next time the counter is 0. If 1, updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register. 2 Debug R/W 0 Debug Mode The behavior of the counter in Debug mode. If 0, the counter stops running when it next reaches 0, and continues running again when no longer in Debug mode. If 1, the counter always runs.

PWM0 Control (PWM0CTL)

Bit/Field	Name	Туре	Reset	Description
1	Mode	R/W	0	Counter Mode
				The mode for the counter. If 0, the counter counts down from the load value to 0 and then wraps back to the load value (Count-Down mode). If 1, the counter counts up from 0 to the load value, back down to 0, and then repeats (Count-Up/Down mode).
0	Enable	R/W	0	PWM Block Enable
				Master enable for the PWM generation block. If 0, the entire block is disabled and not clocked. If 1, the block is enabled and produces PWM

signals.

Register 11: PWM0 Interrupt Enable (PWM0INTEN), offset 0x044

This register controls the interrupt generation capabilities of the PWM generator. The events that can cause an interrupt are:

- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the comparator A register while counting up
- The counter being equal to the comparator A register while counting down
- The counter being equal to the comparator B register while counting up
- The counter being equal to the comparator B register while counting down

Any combination of these events can generate either an interrupt.

PWM0 Interrupt Enable (PWM0INTEN)

Base 0x4002.8000 Offset 0x044

Type R/W,	reset 0x0000.0000

	31	30	29	28	27	26	25		24	23	22	21	20	19	18	17	16	
		1	1 1		1 1		1	1	rese	rved		1		1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9		8	7	6	5	4	3	2	1	0	
		•	•		reser	ved	I					IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero	
Туре	RO	RO	RO	RO	RO	RO	RO		RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	
Bit/Fi	ield		Name		Туре		Reset		Descri	iption								
31:	6		reserved		RO		 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 Interrupt for Counter=Comparator B Down 											
5			IntCmpBE	C	R/W		0		Interru	pt for C	ounter=	Compara	ator B D	own				
											•	ccurs wh is count			atches tl	he comp	arator B	
4			IntCmpBl	J	R/W		0		Interru	pt for C	ounter=	Compara	ator B U	р				
											•	ccurs wh is count		ounter m	atches t	he comp	arator B	
3			IntCmpA	C	R/W		0		Interru	pt for C	ounter=	Compara	ator A D	own				
								When 1, an interrupt occurs when the counter matches the comparator A value and the counter is counting down.										
2			IntCmpAl	J	R/W		0		Interru	pt for C	ounter=	Compara	ator A U	р				
											•	ccurs wh is count		ounter m	atches tl	he comp	arator A	

Bit/Field	Name	Туре	Reset	Description
1	IntCntLoad	R/W	0	Interrupt for Counter=Load
				When 1, an interrupt occurs when the counter matches the PWMnLOAD register.
0	IntCntZero	R/W	0	Interrupt for Counter=0
				When 1, an interrupt occurs when the counter is 0.

Register 12: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. Bits set to 1 indicate the latched events that have occurred; a 0 bit indicates that the event in question has not occurred.

PWM0 Raw Interrupt Status (PWM0RIS)

Base 0x4002.8000 Offset 0x048 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					'	rese	rved			•				
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO	RO 0
Reset		-	-			0	0					0	0	-	0	-
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese				L			·		IntCmpAU		IntCntZero
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/Fi	eld		Name		Туре	l	Reset	Descr	iption							
31:	6	,	reserved		RO		0x00	Softw	are shou	ld not r	elv on th	e value (of a rese	erved bit.	To prov	ride
								comp	atibility w	ith futu	re produ	cts, the v	alue of	a reserve		
		preserved across a read-modify-write operation. IntCmpBD RO 0 Comparator B Down Interrupt Status														
5																
		Indicates that the counter has matched the comparator B va													B value	e while
								count	ing down	l .						
4		Ir	ntCmpBL	J	RO		0	Comp	arator B	Up Inte	errupt Sta	atus				
									tes that t	the cou	nter has	matcheo	d the co	mparator	B value	e while
								count	ng up.							
3		Ir	ntCmpAE)	RO		0	Comp	arator A	Down I	nterrupt	Status				
								Indica	tes that t	the cou	nter has	matcheo	d the co	mparator	A value	e while
								count	ing down	I.						
2		Ir	ntCmpAL	J	RO		0	Comp	arator A	Up Inte	errupt Sta	atus				
									tes that t	the cou	nter has	matcheo	d the co	mparator	A value	e while
								count	ng up.							
1		In	tCntLoa	d	RO		0	Count	er=Load	Interru	pt Status	3				
								Indica	tes that t	the cou	nter has	matcheo	d the PV	MnLOA	D regist	ter.
0		Ir	ntCntZer	n	RO		0	Count	er=0 Inte	errupt S	tatus					
0							U		tes that t	•		matcho	4 0			
								inuica			inci nas	matchet	. 0.			

Register 13: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C

This register provides the current set of interrupt sources that are asserted to the controller. Bits set to 1 indicate the latched events that have occurred; a 0 bit indicates that the event in question has not occurred. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

23

22

21

20

19

18

PWM0 Interrupt Status and Clear (PWM0ISC)

29

28

27

26

25

24

30

Base 0x4002.8000 Offset 0x04C Type R/W1C, reset 0x0000.0000

31

reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 12 6 14 13 11 10 9 8 7 5 4 3 2 0 1 ntCmpBD ntCmpBl ntCmnA ntCmnAl IntCntLoa IntCntZerr reserved Туре RO RO RO RO RO RO RO RO RO RO R/W1C R/W1C R/W1C R/W1C R/W1C R/W1C Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Туре 31:6 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 5 IntCmpBD R/W1C 0 Comparator B Down Interrupt Indicates that the counter has matched the comparator B value while counting down. R/W1C IntCmpBU 0 Comparator B Up Interrupt 4 Indicates that the counter has matched the comparator B value while counting up. 3 IntCmpAD R/W1C 0 Comparator A Down Interrupt Indicates that the counter has matched the comparator A value while counting down. 2 IntCmpAU R/W1C 0 Comparator A Up Interrupt Indicates that the counter has matched the comparator A value while counting up. R/W1C Counter=Load Interrupt 1 IntCntLoad 0 Indicates that the counter has matched the PWMnLOAD register. 0 IntCntZero R/W1C 0 Counter=0 Interrupt Indicates that the counter has matched 0

16

17

Register 14: PWM0 Load (PWM0LOAD), offset 0x050

This register contains the load value for the PWM counter. Based on the counter mode, either this value is loaded into the counter after it reaches zero, or it is the limit of up-counting after which the counter decrements back to zero. If the Load Value Update mode is immediate, this value is used the next time the counter reaches zero; if the mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 408). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

PWM0 Load (PWM0LOAD)

Base 0x4002.8000 Offset 0x050

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					•	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5		3	2	1	0
	15	14	13	12	r	10	9 1	° 1	· ·	0	5	4			, 	
					l			Lo	ad				I			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
15	preserved across a read-modify-write 15:0 Load R/W 0 Counter Load Value															
									ounter lo	ad valu	e.					

Register 15: PWM0 Counter (PWM0COUNT), offset 0x054

This register contains the current value of the PWM counter. When this value matches the load register, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers, see page 427 and page 430) or drive an interrupt (via the **PWMnINTEN** register, see page 419). A pulse with the same capabilities is generated when this value is zero.

PWM0 Counter (PWM0COUNT)

Base 0x4002.8000 Offset 0x054 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				•	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		r r		1	Co	unt		Î			î		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	0 0 0 0 0 0 0 0								
31:	16		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produ	cts, the v	alue of	a reserv	•	
15:	:0		Count		RO		0x00	preserved across a read-modify-write operation. Counter Value The current value of the counter.								

Register 16: PWM0 Compare A (PWM0CMPA), offset 0x058

This register contains a value to be compared against the counter . When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 423), then no pulse is ever

If the comparator A update mode is immediate (based on the CmpAUpd bit in the **PWMnCTL** register), then this 16-bit CompA value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 408). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Compare A (PWM0CMPA)

output.

Base 0x4002.8000 Offset 0x058 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved	1				1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		, i		1	l Cor	I mpA I	1	r	1		1	1	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Type Reset Description											
31:							0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
15:	:0		CompA		R/W		0x00		arator A alue to b		ared aga	ainst the	counter			

November 29, 2007

Register 17: PWM0 Compare B (PWM0CMPB), offset 0x05C

This register contains a value to be compared against the counter. When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, then no pulse is ever output.

IF the comparator B update mode is immediate (based on the CmpBUpd bit in the **PWMnCTL** register), then this 16-bit CompB value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 408). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

Offset 0x05C Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO RO RO RO RO RO RO RO RO RO RC RO RO RO RO RO Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 10 9 8 7 6 2 0 14 13 12 11 5 3 4 1 CompB R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Reset Name Туре 31:16 RO 0x00 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 CompB R/W 0x00 Comparator B Value The value to be compared against the counter.

PWM0 Compare B (PWM0CMPB)

Base 0x4002.8000

Register 18: PWM0 Generator A Control (PWM0GENA), offset 0x060

This register controls the generation of the PWMnA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators. When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENA** register controls generation of the **PWM0A** signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

Base 0x4 Offset 0x0 Type R/W	060		00	,	,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					rese	rved			1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l rese	rved	I	ActCrr	npBD	ActCr	npBU	ActCr	I mpAD	ActC	I mpAU	ActL	l.oad	Act	l Zero
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31:		ı	Name reserved	l	Type RO		Reset 0x00	compa	are shou atibility v	vith futur	e produ	cts, the v	of a rese /alue of a operation	a reserv	•	
11:	10	A	ctCmpB	D	R/W		0x0	Action	for Con	nparator	B Dowr	ו				
									ction to l ng dowr		when t	ne count	er match	nes com	parator	B while
								The ta	able belo	w define	es the ef	fect of th	ne event	on the o	output si	gnal.
								Value	Descri	ption						
								0x0	Do not	hing.						
								0x1	Invert	the outp	ut signa	I.				
								0x2	Set the	e output	signal to	0.				
								~ ~								

PWM0 Generator A Control (PWM0GENA)

0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
9:8	ActCmpBU	R/W	0x0	Action for Comparator B Up
				The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register (see page 417) is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
7:6	ActCmpAD	R/W	0x0	Action for Comparator A Down
				The action to be taken when the counter matches comparator A while counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
5:4	ActCmpAU	R/W	0x0	Action for Comparator A Up
				The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
3:2	ActLoad	R/W	0x0	Action for Counter=Load
				The action to be taken when the counter matches the load value.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description		
1:0	ActZero	R/W	0x0	Action for Counter=0		
				The action to be taken when the counter is zero.		
				The table below defines the effect of the event on the output signal.		
				Value Description		
				0x0 Do nothing.		
				0x1 Invert the output signal.		
				0x2 Set the output signal to 0.		
				0x3 Set the output signal to 1.		

Register 19: PWM0 Generator B Control (PWM0GENB), offset 0x064

This register controls the generation of the PWMnB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators. When the counter is running in Down mode, only four of these events occur; when running in Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENB** register controls generation of the **PWM0B** signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

Offset 0x0 Type R/W		0x0(000.000	00													
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	ľ	I		Î		1	rese	erved			1				
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved			ActCmpBD		ActCr	I ActCmpBU		ActCmpAD		ActCmpAU		ActLoad		ActZero		
Type Reset	RO 0		RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	 R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0		0	Ū	0	0	0	0	0	Ū	0	0	Ū	Ū	U	0	0
Bit/F	ield			Name		Туре	F	Reset	Descr	iption							
31:	12		r	eserved		RO		0x00	compa	atibility w	ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
11:	10		Ac	ctCmpBE)	R/W		0x0	Actior	n for Con	nparator	B Dowr	ı				
										ction to I ing dowr		when t	ne count	er matcł	nes com	parator I	B while
									The ta	able belo	w define	es the ef	fect of th	ne event	on the c	output sig	gnal.
									Value	Descri	ption						
									0x0	Do not	hing.						
									0x1	Invert	the outp	ut signa	Ι.				

PWM0 Generator B Control (PWM0GENB)

Base 0x4002.8000

- 0x2 Set the output signal to 0.
- 0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
9:8	ActCmpBU	R/W	0x0	Action for Comparator B Up
				The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
7:6	ActCmpAD	R/W	0x0	Action for Comparator A Down
				The action to be taken when the counter matches comparator A while counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
5:4	ActCmpAU	R/W	0x0	Action for Comparator A Up
				The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
3:2	ActLoad	R/W	0x0	Action for Counter=Load
				The action to be taken when the counter matches the load value.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description		
1:0	ActZero	R/W	0x0	Action for Counter=0		
				The action to be taken when the counter is 0.		
				The table below defines the effect of the event on the output signal.		
				Value Description		
				0x0 Do nothing.		
				0x1 Invert the output signal.		
				0x2 Set the output signal to 0.		
				0x3 Set the output signal to 1.		

Register 20: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068

The **PWM0DBCTL** register controls the dead-band generator, which produces the PWM0 and PWM1 signals based on the PWM0A and PWM0B signals. When disabled, the PWM0A signal passes through to the PWM0 signal and the PWM0B signal passes through to the PWM1 signal. When enabled and inverting the resulting waveform, the PWM0B signal is ignored; the PWM0 signal is generated by delaying the rising edge(s) of the PWM0A signal by the value in the **PWM0DBRISE** register (see page 434), and the PWM1 signal is generated by delaying the falling edge(s) of the PWM0A signal by the value in the **PWM0DBFALL** register (see page 435).

PWM0 Dead-Band Control (PWM0DBCTL)

Base 0x4002.8000

Offset 0x068 Type R/W, reset 0x0000.0000

.,	.,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	, , ,	 		T	rese	rved		1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	, , , , , , , , , , , , , , , , , , ,	 		1	reserved					1	1	1	Enable
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descri	ption							
31	:1		reserved	t	RO		0x00 Software should not compatibility with fut preserved across a		vith futur	e produ	cts, the v	value of	a reserv	•		
C)		Enable		R/W		0	Dead-	Band G	enerator	Enable					
								When	set, the	dead-ba	and gen	erator in	serts de	ad band	s into th	e output

signals; when clear, it simply passes the PWM signals through.

November 29, 2007

Base 0x4002.8000

Register 21: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

The **PWM0DBRISE** register contains the number of clock ticks to delay the rising edge of the PWM0A signal when generating the PWM0 signal. If the dead-band generator is disabled through the **PWM0DBCTL** register, the **PWM0DBRISE** register is ignored. If the value of this register is larger than the width of a High pulse on the input PWM signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the input High time always exceeds the rising-edge delay.

PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE)

Offset 0x06C Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 reserved RiseDelay RO R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W RO RO RO Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:12 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 11:0 RiseDelay R/W 0 Dead-Band Rise Delay The number of clock ticks to delay the rising edge.

Register 22: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070

The **PWM0DBFALL** register contains the number of clock ticks to delay the falling edge of the PWM0A signal when generating the PWM1 signal. If the dead-band generator is disabled, this register is ignored. If the value of this register is larger than the width of a Low pulse on the input PWM signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the input Low time always exceeds the falling-edge delay.

PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL)

Base 0x4002.8000


Offset 0x070 Type R/W, reset 0x0000.0000

11	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1	rese	rved	1	1	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		re	served	1			T	1	1	Fall	l Delay	1	I I	1	r	T
Туре	RO	RO 0	RO 0	RO 0	R/W	R/W 0	R/W	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W	R/W 0	R/W 0	R/W
Reset Bit/F	0 ield	Ū	Name	0	о Туре		0 Reset	Descr		Ū	Ū	Ū	0	Ū	0	0
Bitt	loid		Tunio		ijpo		10001	2000	iption							
31:12		reserved		erved RO 0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.										
11	:0	FallDelay	у	R/W 0x0	0x00	Dead-Band Fall Delay										
								The n	umber o	of clock t	icks to d	elay the	falling e	dge.		

17 Pin Diagram

Figure 17-1 on page 436 shows the pin diagram and pin-to-signal-name mapping.

Figure 17-1. Pin Connection Diagram



18 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 18-1 on page 437 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 18-2 on page 441 lists the signals in alphabetical order by signal name.

Table 18-3 on page 444 groups the signals by functionality, except for GPIOs. Table 18-4 on page 447 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	NC	-	-	No connect
2	NC	-	-	No connect
3	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
4	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
5	NC	-	-	No connect
6	NC	-	-	No connect
7	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
8	VDD	-	Power	Positive supply for I/O and some logic.
9	GND	-	Power	Ground reference for logic and I/O pins.
10	PD0	I/O	TTL	GPIO port D bit 0
	CANORx	I	TTL	CAN module 0 receive
11	PD1	I/O	TTL	GPIO port D bit 1
	CANOTx	0	TTL	CAN module 0 transmit
12	PD2	I/O	TTL	GPIO port D bit 2
13	PD3	I/O	TTL	GPIO port D bit 3
14	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
15	GND	-	Power	Ground reference for logic and I/O pins.
16	NC	-	-	No connect
17	NC	-	-	No connect

Table 18-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
18	PG1	I/O	TTL	GPIO port G bit 1
19	PGO	I/O	TTL	GPIO port G bit 0
20	VDD	-	Power	Positive supply for I/O and some logic.
21	GND	-	Power	Ground reference for logic and I/O pins.
22	PC7	I/O	TTL	GPIO port C bit 7
-	C2-	I	Analog	Analog comparator 2 negative input
23	PC6	I/O	TTL	GPIO port C bit 6
-	C2+	I	Analog	Analog comparator positive input
24	PC5	I/O	TTL	GPIO port C bit 5
-	C1+	I	Analog	Analog comparator positive input
25	PC4	I/O	TTL	GPIO port C bit 4
26	PAO	I/O	TTL	GPIO port A bit 0
_	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
27	PA1	I/O	TTL	GPIO port A bit 1
-	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
28	PA2	I/O	TTL	GPIO port A bit 2
-	SSI0Clk	I/O	TTL	SSI module 0 clock
29	PA3	I/O	TTL	GPIO port A bit 3
-	SSIOFss	I/O	TTL	SSI module 0 frame
30	PA4	I/O	TTL	GPIO port A bit 4
-	SSIORx	I	TTL	SSI module 0 receive
31	PA5	I/O	TTL	GPIO port A bit 5
-	SSIOTx	0	TTL	SSI module 0 transmit
32	VDD	-	Power	Positive supply for I/O and some logic.
33	GND	-	Power	Ground reference for logic and I/O pins.
34	РАб	I/O	TTL	GPIO port A bit 6
-	CCP1	I/O	TTL	Capture/Compare/PWM 1
35	NC	-	-	No connect
36	NC	-	-	No connect
37	NC	-	-	No connect
38	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
39	GND	-	Power	Ground reference for logic and I/O pins.
40	NC	-	-	No connect
41	NC	-	-	No connect
42	NC	-	-	No connect
43	NC	-	-	No connect
44	VDD	-	Power	Positive supply for I/O and some logic.
45	GND	-	Power	Ground reference for logic and I/O pins.
46	NC	-	-	No connect

Pin Number	Pin Name	Pin Type	Buffer Type	Description	
47	PF0	I/O	TTL	GPIO port F bit 0	
	PWMO	0	TTL	PWM 0	
48	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.	
49	OSC1	l	Analog	Main oscillator crystal output.	
50	NC	-	-	No connect	
51	NC	-	-	No connect	
52	NC	-	-	No connect	
53	NC	-	-	No connect	
54	GND	-	Power	Ground reference for logic and I/O pins.	
55	VDD	-	Power	Positive supply for I/O and some logic.	
56	VDD	-	Power	Positive supply for I/O and some logic.	
57	GND	-	Power	Ground reference for logic and I/O pins.	
58	NC	-	-	No connect	
59	NC	-	-	No connect	
60	PF2	I/O	TTL	GPIO port F bit 2	
61	PF1	I/O	TTL	GPIO port F bit 1	
	PWM1	0	TTL	PWM 1	
62	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
63	GND	-	Power	Ground reference for logic and I/O pins.	
64	RST	I	TTL	System reset input.	
65	CMOD0	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.	
66	PB0	I/O	TTL	GPIO port B bit 0	
	CCP0	I/O	TTL	Capture/Compare/PWM 0	
67	PB1	I/O	TTL	GPIO port B bit 1	
	CCP2	I/O	TTL	Capture/Compare/PWM 2	
68	VDD	-	Power	Positive supply for I/O and some logic.	
69	GND	-	Power	Ground reference for logic and I/O pins.	
70	PB2	I/O	TTL	GPIO port B bit 2	
	I2C0SCL	I/O	OD	I2C module 0 clock	
71	PB3	I/O	TTL	GPIO port B bit 3	
	I2C0SDA	I/O	OD	I2C module 0 data	
72	PEO	I/O	TTL	GPIO port E bit 0	
73	PE1	I/O	TTL	GPIO port E bit 1	
74	NC	-	-	No connect	
75	NC	-	-	No connect	
76	CMOD1	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.	
77	PC3	I/O	TTL	GPIO port C bit 3	
	TDO	0	TTL	JTAG TDO and SWO	
	SWO	0	TTL	JTAG TDO and SWO	

Pin Number	Pin Name	Pin Type	Buffer Type	Description
78	PC2	I/O	TTL	GPIO port C bit 2
	TDI	I	TTL	JTAG TDI
79	PC1	I/O	TTL	GPIO port C bit 1
	TMS	I/O	TTL	JTAG TMS and SWDIO
	SWDIO	I/O	TTL	JTAG TMS and SWDIO
80	PC0	I/O	TTL	GPIO port C bit 0
	TCK	I	TTL	JTAG/SWD CLK
	SWCLK	I	TTL	JTAG/SWD CLK
81	VDD	-	Power	Positive supply for I/O and some logic.
82	GND	-	Power	Ground reference for logic and I/O pins.
83	NC	-	-	No connect
84	NC	-	-	No connect
85	PH1	I/O	TTL	GPIO port H bit 1
86	PH0	I/O	TTL	GPIO port H bit 0
87	GND	-	Power	Ground reference for logic and I/O pins.
88	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
89	PB7	I/O	TTL	GPIO port B bit 7
	TRST	I	TTL	JTAG TRSTn
90	PB6	I/O	TTL	GPIO port B bit 6
	C0+	I	Analog	Analog comparator 0 positive input
91	PB5	I/O	TTL	GPIO port B bit 5
	C1-	I	Analog	Analog comparator 1 negative input
92	PB4	I/O	TTL	GPIO port B bit 4
	C0-	I	Analog	Analog comparator 0 negative input
93	VDD	-	Power	Positive supply for I/O and some logic.
94	GND	-	Power	Ground reference for logic and I/O pins.
95	PD4	I/O	TTL	GPIO port D bit 4
	CCP3	I/O	TTL	Capture/Compare/PWM 3
96	PD5	I/O	TTL	GPIO port D bit 5
97	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
98	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
99	PD6	I/O	TTL	GPIO port D bit 6
	Fault	I	TTL	PWM Fault
100	PD7	I/O	TTL	GPIO port D bit 7
	C00	0	TTL	Analog comparator 0 output

Pin Name	Pin Number	Pin Type	Buffer Type	Description
C0+	90	I	Analog	Analog comparator 0 positive input
C0-	92	I	Analog	Analog comparator 0 negative input
COo	100	0	TTL	Analog comparator 0 output
C1+	24	I	Analog	Analog comparator positive input
C1-	91	I	Analog	Analog comparator 1 negative input
C2+	23	I	Analog	Analog comparator positive input
C2-	22	I	Analog	Analog comparator 2 negative input
CANORx	10	I	TTL	CAN module 0 receive
CANOTx	11	0	TTL	CAN module 0 transmit
CCP0	66	I/O	TTL	Capture/Compare/PWM 0
CCP1	34	I/O	TTL	Capture/Compare/PWM 1
CCP2	67	I/O	TTL	Capture/Compare/PWM 2
CCP3	95	I/O	TTL	Capture/Compare/PWM 3
CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
Fault	99	I	TTL	PWM Fault
GND	9	-	Power	Ground reference for logic and I/O pins.
GND	15	-	Power	Ground reference for logic and I/O pins.
GND	21	-	Power	Ground reference for logic and I/O pins.
GND	33	-	Power	Ground reference for logic and I/O pins.
GND	39	-	Power	Ground reference for logic and I/O pins.
GND	45	-	Power	Ground reference for logic and I/O pins.
GND	54	-	Power	Ground reference for logic and I/O pins.
GND	57	-	Power	Ground reference for logic and I/O pins.
GND	63	-	Power	Ground reference for logic and I/O pins.
GND	69	-	Power	Ground reference for logic and I/O pins.
GND	82	-	Power	Ground reference for logic and I/O pins.
GND	87	-	Power	Ground reference for logic and I/O pins.
GND	94	-	Power	Ground reference for logic and I/O pins.
GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
I2C0SCL	70	I/O	OD	I2C module 0 clock
I2C0SDA	71	I/O	OD	I2C module 0 data

Table 18-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
NC	1	-	-	No connect
NC	2	-	-	No connect
NC	5	-	-	No connect
NC	6	-	-	No connect
NC	16	-	-	No connect
NC	17	-	-	No connect
NC	35	-	-	No connect
NC	36	-	-	No connect
NC	37	-	-	No connect
NC	40	-	-	No connect
NC	41	-	-	No connect
NC	42	-	-	No connect
NC	43	-	-	No connect
NC	46	-	-	No connect
NC	50	-	-	No connect
NC	51	-	-	No connect
NC	52	-	-	No connect
NC	53	-	-	No connect
NC	58	-	-	No connect
NC	59	-	-	No connect
NC	74	-	-	No connect
NC	75	-	-	No connect
NC	83	-	-	No connect
NC	84	-	-	No connect
OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	49	I	Analog	Main oscillator crystal output.
PAO	26	I/O	TTL	GPIO port A bit 0
PA1	27	I/O	TTL	GPIO port A bit 1
PA2	28	I/O	TTL	GPIO port A bit 2
PA3	29	I/O	TTL	GPIO port A bit 3
PA4	30	I/O	TTL	GPIO port A bit 4
PA5	31	I/O	TTL	GPIO port A bit 5
PA6	34	I/O	TTL	GPIO port A bit 6
PB0	66	I/O	TTL	GPIO port B bit 0
PB1	67	I/O	TTL	GPIO port B bit 1
PB2	70	I/O	TTL	GPIO port B bit 2
PB3	71	I/O	TTL	GPIO port B bit 3

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PB4	92	I/O	TTL	GPIO port B bit 4
PB5	91	I/O	TTL	GPIO port B bit 5
PB6	90	I/O	TTL	GPIO port B bit 6
PB7	89	I/O	TTL	GPIO port B bit 7
PCO	80	I/O	TTL	GPIO port C bit 0
PC1	79	I/O	TTL	GPIO port C bit 1
PC2	78	I/O	TTL	GPIO port C bit 2
PC3	77	I/O	TTL	GPIO port C bit 3
PC4	25	I/O	TTL	GPIO port C bit 4
PC5	24	I/O	TTL	GPIO port C bit 5
PC6	23	I/O	TTL	GPIO port C bit 6
PC7	22	I/O	TTL	GPIO port C bit 7
PDO	10	I/O	TTL	GPIO port D bit 0
PD1	11	I/O	TTL	GPIO port D bit 1
PD2	12	I/O	TTL	GPIO port D bit 2
PD3	13	I/O	TTL	GPIO port D bit 3
PD4	95	I/O	TTL	GPIO port D bit 4
PD5	96	I/O	TTL	GPIO port D bit 5
PD6	99	I/O	TTL	GPIO port D bit 6
PD7	100	I/O	TTL	GPIO port D bit 7
PEO	72	I/O	TTL	GPIO port E bit 0
PE1	73	I/O	TTL	GPIO port E bit 1
PFO	47	I/O	TTL	GPIO port F bit 0
PF1	61	I/O	TTL	GPIO port F bit 1
PF2	60	I/O	TTL	GPIO port F bit 2
PGO	19	I/O	TTL	GPIO port G bit 0
PG1	18	I/O	TTL	GPIO port G bit 1
PHO	86	I/O	TTL	GPIO port H bit 0
PH1	85	I/O	TTL	GPIO port H bit 1
PWMO	47	0	TTL	PWM 0
PWM1	61	0	TTL	PWM 1
RST	64	I	TTL	System reset input.
SSIOClk	28	I/O	TTL	SSI module 0 clock
SSIOFss	29	I/O	TTL	SSI module 0 frame
SSIORx	30	I	TTL	SSI module 0 receive
SSIOTx	31	0	TTL	SSI module 0 transmit
SWCLK	80	I	TTL	JTAG/SWD CLK
SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
SWO	77	0	TTL	JTAG TDO and SWO
TCK	80	I	TTL	JTAG/SWD CLK
TDI	78	I	TTL	JTAG TDI
TDO	77	0	TTL	JTAG TDO and SWO

Pin Name	Pin Number	Pin Type	Buffer Type	Description
TMS	79	I/O	TTL	JTAG TMS and SWDIO
TRST	89	I	TTL	JTAG TRSTn
UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
VDD	8	-	Power	Positive supply for I/O and some logic.
VDD	20	-	Power	Positive supply for I/O and some logic.
VDD	32	-	Power	Positive supply for I/O and some logic.
VDD	44	-	Power	Positive supply for I/O and some logic.
VDD	55	-	Power	Positive supply for I/O and some logic.
VDD	56	-	Power	Positive supply for I/O and some logic.
VDD	68	-	Power	Positive supply for I/O and some logic.
VDD	81	-	Power	Positive supply for I/O and some logic.
VDD	93	-	Power	Positive supply for I/O and some logic.
VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog	C0+	90	I	Analog	Analog comparator 0 positive input
Comparators	C0-	92	I	Analog	Analog comparator 0 negative input
	C0o	100	0	TTL	Analog comparator 0 output
	C1+	24	I	Analog	Analog comparator positive input
	C1-	91	I	Analog	Analog comparator 1 negative input
	C2+	23	I	Analog	Analog comparator positive input
	C2-	22	I	Analog	Analog comparator 2 negative input

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Controller Area	CANORx	10	I	TTL	CAN module 0 receive
Network	CANOTx	11	0	TTL	CAN module 0 transmit
General-Purpose	CCP0	66	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	34	I/O	TTL	Capture/Compare/PWM 1
	CCP2	67	I/O	TTL	Capture/Compare/PWM 2
	CCP3	95	I/O	TTL	Capture/Compare/PWM 3
I2C	I2C0SCL	70	I/O	OD	I2C module 0 clock
	I2C0SDA	71	I/O	OD	I2C module 0 data
JTAG/SWD/SWO	SWCLK	80	I	TTL	JTAG/SWD CLK
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
	SWO	77	0	TTL	JTAG TDO and SWO
	TCK	80	I	TTL	JTAG/SWD CLK
	TDI	78	I	TTL	JTAG TDI
	TDO	77	0	TTL	JTAG TDO and SWO
	TMS	79	I/O	TTL	JTAG TMS and SWDIO
PWM	Fault	99	I	TTL	PWM Fault
	PWM0	47	0	TTL	PWM 0
	PWM1	61	0	TTL	PWM 1

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Power	GND	9	-	Power	Ground reference for logic and I/O pins.
	GND	15	-	Power	Ground reference for logic and I/O pins.
	GND	21	-	Power	Ground reference for logic and I/O pins.
	GND	33	-	Power	Ground reference for logic and I/O pins.
	GND	39	-	Power	Ground reference for logic and I/O pins.
	GND	45	-	Power	Ground reference for logic and I/O pins.
	GND	54	-	Power	Ground reference for logic and I/O pins.
	GND	57	-	Power	Ground reference for logic and I/O pins.
	GND	63	-	Power	Ground reference for logic and I/O pins.
	GND	69	-	Power	Ground reference for logic and I/O pins.
	GND	82	-	Power	Ground reference for logic and I/O pins.
	GND	87	-	Power	Ground reference for logic and I/O pins.
	GND	94	-	Power	Ground reference for logic and I/O pins.
	GNDA	DA 4 - Power The ground reference for the a Analog Comparators, etc.). The from GND to minimize the elect	The ground reference for the analog circuits (ADC Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.		
	GNDA	97	-	Power	The ground reference for the analog circuits (ADC Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
	VDD	8	-	Power	Positive supply for I/O and some logic.
	VDD	20	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
	VDD	44	-	Power	Positive supply for I/O and some logic.
	VDD	55	-	Power	Positive supply for I/O and some logic.
	VDD	56	-	Power	Positive supply for I/O and some logic.
	VDD	68	-	Power	Positive supply for I/O and some logic.
	VDD	81	-	Power	Positive supply for I/O and some logic.
	VDD	93	-	Power	Positive supply for I/O and some logic.
	VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals
	VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals
	VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals
	VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals
	VDDA	3	-	Power	

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
					The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
SSI	SSIOClk	28	I/O	TTL	SSI module 0 clock
	SSIOFss	29	I/O	TTL	SSI module 0 frame
	SSIORx	30	I	TTL	SSI module 0 receive
	SSIOTx	31	0	TTL	SSI module 0 transmit
System Control & Clocks	CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
	CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
	OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	49	I	Analog	Main oscillator crystal output.
	RST	64	I	TTL	System reset input.
	TRST	89	I	TTL	JTAG TRSTn
UART	UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 18-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	26	UORx	
PA1	27	UOTx	
PA2	28	SSIOClk	
PA3	29	SSIOFss	
PA4	30	SSIORx	
PA5	31	SSIOTx	
PA6	34	CCP1	
PB0	66	CCP0	
PB1	67	CCP2	
PB2	70	I2C0SCL	
PB3	71	I2C0SDA	
PB4	92	C0-	
PB5	91	C1-	
PB6	90	C0+	
PB7	89	TRST	
PC0	80	TCK	SWCLK

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PC1	79	TMS	SWDIO
PC2	78	TDI	
PC3	77	TDO	SWO
PC4	25		
PC5	24	C1+	
PC6	23	C2+	
PC7	22	C2-	
PDO	10	CANORx	
PD1	11	CANOTx	
PD2	12		
PD3	13		
PD4	95	CCP3	
PD5	96		
PD6	99	Fault	
PD7	100	COo	
PEO	72		
PE1	73		
PFO	47	PWM0	
PF1	61	PWM1	
PF2	60		
PGO	19		
PG1	18		
РНО	86		
PH1	85		

19 Operating Characteristics

Table 19-1. Temperature Characteristics

Characteristic	Symbol	Value	Unit
Operating temperature range ^a	T _A	-40 to +85	°C
- Mardana atoms as to see to see to		0	

a. Maximum storage temperature is 150°C.

Table 19-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit	
Thermal resistance (junction to ambient) ^a	Θ_{JA}	55.3	°C/W	
Average junction temperature ^b	TJ	$T_A + (P_{AVG} \bullet \Theta_{JA})$	°C	

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

20 Electrical Characteristics

20.1 DC Characteristics

20.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 20-1.	Maximum	Ratings
-------------	---------	---------

Characteristic	Symbol	Value		Unit
ŭ		Min	Max	
I/O supply voltage (V _{DD})	V _{DD}	0	4	V
Core supply voltage (V _{DD25})	V _{DD25}	0	4	V
Analog supply voltage (V _{DDA})	V _{DDA}	0	4	V
Input voltage	V _{IN}	-0.3	5.5	V
Maximum current per output pins	I	-	25	mA

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

20.1.2 Recommended DC Operating Conditions

Table 20-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{DD}	I/O supply voltage	3.0	3.3	3.6	V
V _{DD25}	Core supply voltage	2.25	2.5	2.75	V
V _{DDA}	Analog supply voltage	3.0	3.3	3.6	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{SIH}	High-level input voltage for Schmitt trigger inputs	0.8 * V _{DD}	-	V _{DD}	V
V _{SIL}	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V _{DD}	V
V _{OH}	High-level output voltage	2.4	-	-	V
V _{OL}	Low-level output voltage	-	-	0.4	V
I _{OH}	High-level source current, V _{OH} =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

Parameter	Parameter Name		Min	Nom	Мах	Unit
I _{OL}	Low-level sink current, V_{OL} =0.4 V					
		2-mA Drive	2.0	-	-	mA
		4-mA Drive	4.0	-	-	mA
		8-mA Drive	8.0	-	-	mA

20.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 20-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	2.5	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF

20.1.4 **Power Specifications**

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- V_{DD25} = 2.50 V
- V_{DDA} = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Internal oscillator (IOSC) = disabled

Parameter	Parameter Name	Conditions		/ _{dd} , V _{dda} , Ddphy	2.5	Unit	
			Nom	Max	Nom	Max	1
I _{DD_RUN}	Run mode 1 (Flash	V _{DD25} = 2.50 V	3	pending ^a	64	pending ^a	mA
	loop)	Code= while(1){} executed in Flash					
		Peripherals = All ON					
		System Clock = 25 MHz (with PLL)					
	Run mode 2 (Flash	V _{DD25} = 2.50 V	0	pending ^a	33	pending ^a	mA
	loop)	Code= while(1){} executed in Flash					
		Peripherals = All OFF					
		System Clock = 25 MHz (with PLL)					
	Run mode 1 (SRAM loop)	V _{DD25} = 2.50 V	3	pending ^a	57	pending ^a	mA
		Code= while(1){} executed in SRAM					
		Peripherals = All ON					
		System Clock = 25 MHz (with PLL)					
	Run mode 2 (SRAM	V _{DD25} = 2.50 V	0	pending ^a	27	pending ^a	mA
	loop)	Code= while(1){} executed in SRAM					
		Peripherals = All OFF					
		System Clock = 25 MHz (with PLL)					
I _{DD_SLEEP}	Sleep mode	V _{DD25} = 2.50 V	0	pending ^a	12	pending ^a	mA
		Peripherals = All OFF					
		System Clock = 25 MHz (with PLL)					
IDD_DEEPSLEEP	Deep-Sleep mode	LDO = 2.25 V	0.14	pending ^a	0.18	pending ^a	mA
		Peripherals = All OFF					
		System Clock = IOSC30KHZ/64					

Table 20-4. Detailed Power Specifications

a. Pending characterization completion.

20.1.5 Flash Memory Characteristics

Table 20-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
PE _{CYC}	Number of guaranteed program/erase cycles before failure ^a	10,000	100,000	-	cycles
T _{RET}	Data retention at average operating temperature of 85°C	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

20.2 AC Characteristics

20.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 20-1. Load Conditions



20.2.2 Clocks

Table 20-6	Phase	Locked	Loop ((PLL)	Characteristics
------------	-------	--------	--------	-------	------------------------

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{ref_crystal}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{ref_ext}	External clock reference ^a	3.579545	-	8.192	MHz
f _{pll}	PLL frequency ^b	-	400	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Table 20-7. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{IOSC}	Internal 12 MHz oscillator frequency	8.4	12	15.6	MHz
f _{IOSC30KHZ}	Internal 30 KHz oscillator frequency	21	30	39	KHz
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_per}	Main oscillator period	125	-	1000	ns
f _{ref_crystal_bypass}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f _{ref_ext_bypass}	External clock reference (PLL in BYPASS mode)	0	-	25	MHz
f _{system_clock}	System clock	0	-	25	MHz

Table 20-8. Crystal Characteristics

Parameter Name		Value				
Frequency	8	6	4	3.5	MHz	
Frequency tolerance	±50	±50	±50	±50	ppm	
Aging	±5	±5	±5	±5	ppm/yr	
Oscillation mode	Parallel	Parallel	Parallel	Parallel		
Temperature stability (0 - 85 °C)	±25	±25	±25	±25	ppm	
Motional capacitance (typ)	27.8	37.0	55.6	63.5	pF	

Parameter Name	Value U				Units
Motional inductance (typ)	14.3	19.1	28.6	32.7	mH
Equivalent series resistance (max)	120	160	200	220	Ω
Shunt capacitance (max)	10	10	10	10	pF
Load capacitance (typ)	16	16	16	16	pF
Drive level (typ)	100	100	100	100	μW

20.2.3 Analog Comparator

Table 20-9. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{OS}	Input offset voltage	-	±10	±25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	V
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

Table 20-10. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
R _{HR}	Resolution high range	-	V _{DD} /32	-	LSB
R _{LR}	Resolution low range	-	V _{DD} /24	-	LSB
A _{HR}	Absolute accuracy high range	-	-	±1/2	LSB
A _{LR}	Absolute accuracy low range	-	-	±1/4	LSB

20.2.4 l²C

Table 20-11. I²C Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
l1 ^a	t _{SCH}	Start condition hold time	36	-	-	system clocks
l2 ^a	t _{LP}	Clock Low period	36	-	-	system clocks
I3 ^b	t _{SRT}	<code>I2CSCL/I2CSDA</code> rise time (V _{IL} =0.5 V to V $_{\rm IH}$ =2.4 V)	-	-	(see note b)	ns
l4 ^a	t _{DH}	Data hold time	2	-	-	system clocks
I5 ^c	t _{SFT}	<code>I2CSCL/I2CSDA</code> fall time (V _{IH} =2.4 V to V $_{IL}$ =0.5 V)	-	9	10	ns
l6 ^a	t _{HT}	Clock High time	24	-	-	system clocks
I7 ^a	t _{DS}	Data setup time	18	-	-	system clocks
I8 ^a	t _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
l9 ^a	t _{scs}	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

Figure 20-2. I²C Timing




20.2.5 Synchronous Serial Interface (SSI)

Table 20-12. SSI Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{clk_per}	SSIClk cycle time	2	-	65024	system clocks
S2	t _{clk_high}	SSIClk high time	-	1/2	-	t clk_per
S3	t _{clk_low}	SSIC1k low time	-	1/2	-	t clk_per
S4	t _{clkrf}	SSIClk rise/fall time	-	7.4	26	ns
S5	t _{DMd}	Data from master valid delay time	0	-	20	ns
S6	t _{DMs}	Data from master setup time	20	-	-	ns
S7	t _{DMh}	Data from master hold time	40	-	-	ns
S8	t _{DSs}	Data from slave setup time	20	-	-	ns
S9	t _{DSh}	Data from slave hold time	40	-	-	ns

Figure 20-3. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement







Figure 20-4. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer






20.2.6 JTAG and Boundary Scan

Table 20-13. JTAG Characteristics

Parameter No.	Parameter	Parameter Name		Nom	Max	Unit
J1	f _{TCK}	TCK operational clock frequency	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK}	-	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J4	t _{TCK_HIGH}	TCK clock High time	-	t _{TCK}	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	TCK fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t _{TDO_ZDV}		4-mA drive		15	26	ns
_		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t _{TDO_DV}		4-mA drive		14	25	ns
_		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t _{TDO_DVZ}		4-mA drive		7	9	ns
_		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns

Figure 20-6. JTAG Test Clock Input Timing









Figure 20-8. JTAG TRST Timing



20.2.7 General-Purpose I/O

Note: All GPIOs are 5 V-tolerant.

Table 20-14. GPIO Characteristics

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
t _{GPIOR}	GPIO Rise Time (from 20% to 80% of $V_{\text{DD}})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t _{GPIOF}	GPIO Fall Time (from 80% to 20% of V_{DD})	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

20.2.8 Reset

Table 20-15. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V _{TH}	Reset threshold	-	2.0	I	V

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	6	-	11	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	0	-	1	μs
R7	T _{IRHWR}	Internal reset timeout after hardware reset ($\overline{\mathtt{RST}}$ pin)	0	-	1	ms
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0V-3.3V)	-	-	100	ms
R11	T _{MIN}	Minimum RST pulse width	2	-	-	μs

a. 20 * t _{MOSC_per}

Figure 20-9. External Reset Timing (RST)




Figure 20-10. Power-On Reset Timing




Figure 20-11. Brown-Out Reset Timing




Figure 20-12. Software Reset Timing






Figure 20-13. Watchdog Reset Timing



21 Package Information

Figure 21-1. 100-Pin LQFP Package



Note: The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

Body +2.00 mm Footprint, 1.4 mm package thickness									
Symbols	Leads	100L							
A	Max.	1.60							
A ₁		0.05 Min./0.15 Max.							
A ₂	±0.05	1.40							
D	±0.20	16.00							
D ₁	±0.05	14.00							
E	±0.20	16.00							
E ₁	±0.05	14.00							
L	±0.15/-0.10	0.60							
e	BASIC	0.50							
b	±0.05	0.22							
θ	===	0°~7°							
ddd	Max.	0.08							
ccc	Max.	0.08							
JEDEC Refer	MS-026								
Variation I	BED								

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 277 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
Data
                               This is the raw data intended for the device, which is formatted in
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 466).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

						67	<u>.</u>		0.5	<u>.</u>				4-	
31 15	30	29 13	28	27	26	25 9	24	23	22	21	20	19	18	17	16
	14		12	11	10	9	8	/	6	5	4	3	2	1	0
-	n Control														
	400F.E000		4												
DID0, typ	e RO, offset		set -								014				
		VER									CLA				
				JOR							MIN	IOR			
PBORCI	L, type R/W	, offset uxt	030, reset 0	x0000.7FFI											
														DODIOD	
														BORIOR	
LDOPCIL	L, type R/W,	onset uxu	34, reset u	x0000.0000											
	DO -#		- 4 00000 0									V	ADJ		
RIS, type	RO, offset	0x050, res	et 0x0000.0	000											
														DODDIO	
INC 1	DAN - M	0.051		0000					PLLLRIS					BORRIS	
INC, type	R/W, offset	uxu54, res	set ux0000.												
									DIIIIA					PODIM	
MISC how	be R/W1C, o	ffoot 0-0-	P roact 0=0						PLLLIM					BORIM	
мізс, тур	Je R/W1C, 0	iiset UXU58	o, reset uxu	000.0000											
									PLLLMIS					BORMIS	
DESC +	no P/M offe	of OxOEC	rosot						F LLLIVIIO					BORIVIIS	
RESU, IY	pe R/W, offs	et 0x05C,	18581 -												
										LDO	SW	WDT	BOR	POR	EXT
BCC type	e R/W, offse	+ 0×060 ro	sot 0x07Al							LDO	3₩	WDT	BOIN	FOR	LXI
Ree, type	e it/ww, onse	. 0.000, 18	Sel UXU/AI	ACG		eve	SDIV		USESYSDIV		USEPWMDIV		PWMDIV		
		PWRDN		BYPASS		313		TAL	USESTSDIV	080	SRC		FVINDIV	IOSCDIS	MOSCOR
PLICEG	type RO, of		rosot	DIFASS			~			030	0110			1030013	WOOCDIC
T LEOT O,	type ito, of	1361 02004	, 16361 -												
						F							R		
RCC2 tv	pe R/W, offs	of 0x070	reset 0x078	2800		I							K		
USERCC2				0.2000	975	SDIV2									
OOLIYOOZ	•	PWRDN2		BYPASS2						OSCSRC2					
	KCFG, type									00001(02					
DOLFOL						/ORIDE									
					0301				Г	SOSCSR	2				
DID1 two	e RO, offset	0x004 ro	set -												
, typ		ER			-	AM					PAR	TNO			
	PINCOUNT								TEMP		PK		ROHS	0	IAL
	e RO, offset		et 0x003E	001F					1011				1.0110		
200, type	, 011361	1,000,163					SPA	AMSZ							
								SHSZ							
DC1, type	e RO, offset	0x010, res	et 0x0110	709F											
201, type	, 011361	5,510,163					CAN0				PWM				
	MINS	YSDIV					57 11 10	MPU			PLL	WDT	SWO	SWD	JTAG
DC2, type	e RO, offset		et 0x0707	1011									0.110	0.10	0.0
202, type	, 011361				COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER0
			12C0		COIVIF 2		CONF 0				SSI0		T INVILINZ		UART0
DC3 type	e RO, offset	0x018 res		B7C3							0010				0, 1110
500, type	, no, onset	57010, 165		CCP3	CCP2	CCP1	CCP0								
PWMFAULT		C2PLUS	C2MINUS	0053		C1MINUS	CCPU	COPLUS	COMINUS					PWM1	PWM0
		02FL03	0210111000		011-103	0.11111103	000		00000000					1 991911	i vviviU

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC4, type	RO, offset	0x01C, res	set 0x0000.	00FF											
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RCGC0, ty	vpe R/W, of	fset 0x100), reset 0x00	000040									-		
							CAN0				PWM				
												WDT			
SCGC0, ty	pe R/W, off	iset 0x110	, reset 0x00	000040											
							CAN0				PWM				
												WDT			
DCGC0, ty	vpe R/W, of	fset 0x120), reset 0x00	000040											
							CAN0				PWM				
												WDT			
RCGC1, ty	vpe R/W, of	fset 0x104	l, reset 0x00	000000			1								
					COMP2	COMP1	COMP0				-		TIMER2	TIMER1	TIMER
			12C0								SSI0				UARTO
SCGC1, ty	pe R/W, off	set 0x114	, reset 0x00	000000											
					COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER
			12C0								SSI0				UART0
DCGC1, ty	pe R/W, of	rset 0x124	, reset 0x00	000000	001175	00117	001/74						T11 4 7 7 4	TIL (TC)	TIL 1
			10.00		COMP2	COMP1	COMP0				0.010		TIMER2	TIMER1	TIMER
			12C0								SSI0				UARTO
RCGC2, ty	pe R/W, of	rset 0x108	, reset 0x00	000000											
								CDIOU	GPIOG	GPIOF	CDIOE	GPIOD	GPIOC	GPIOB	GPIOA
50002 h		a at 0x440		000000				GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIUB	GPIUA
50G02, iy	perk/w,on	Set UX116	, reset 0x00												
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
	no P/M of	Feat 0x128	, reset 0x00	000000				GLIGHT	01100	01101	OFICE		01100	OFIOD	OFICA
20002, ty	pe 14 11 , 01	1361 UX 120	, 18361 0700												
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0. tv	ne R/W. off	set 0x040	, reset 0x00	000000											
,	po , o		, 100001 0/100				CAN0				PWM				
							0, 110					WDT			
SRCR1. tv	pe R/W. off	set 0x044	, reset 0x00	000000								1			
, -)	, .				COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER
			I2C0								SSI0				UART0
SRCR2, ty	pe R/W, off	set 0x048	, reset 0x00	000000							1				1
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Internal	Memory	/													
	ontrol O														
	00F.D000														
FMA, type	R/W, offse	t 0x000, re	eset 0x0000	.0000											
							OFF	SET							
FMD, type	R/W, offse	t 0x004, re	eset 0x0000	.0000											
							DA	TA							
							DA	TA							
FMC, type	R/W, offse	t 0x008, re	eset 0x0000	.0000											
							WR	KEY							
												СОМТ	MERASE		WRITE

31	30	29	28	27	26	25	24	23	22	21	20	19	10	17	16
15	14	13	12	11	10	25 9	8	7	6	5	4	3	18 2	17	0
	pe RO, offse				10	5	0	,	0	5	-	J	2	I	0
	pe ico, onse	et 0x000,		0.0000											
														PRIS	ARIS
ECIM type	e R/W, offse	at 0x010 r	eset 0x0000	0000										1110	74100
r onn, type															
														PMASK	AMASK
FCMISC. t	type R/W1C	. offset 0x	:014. reset 0)x0000.000	0										
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,													
														PMISC	AMISC
Intornal	I Memory	,						1							
System	Control														
	100F.E000														
USECRL,	type R/W, o	ffset 0x14	0, reset 0x1	.6											
											US	SEC			
FMPRE0,	type R/W, o	ffset 0x13	0 and 0x20), reset 0x	FFFF.FFFF										
								ENABLE							
							READ_	ENABLE							
FMPPE0, 1	type R/W, o	ffset 0x13	4 and 0x400), reset 0xl	FFFF.FFFF										
								ENABLE							
							PROG_	ENABLE							
	G, type R/V	V, offset 0	x1D0, reset	0xFFFF.FF	FE										
NW								DATA						5504	5500
			=.			D.	ATA							DBG1	DBG0
	G0, type R/	W, offset	UX1EU, rese	t UXFFFF.F				D. T							
NW							D	DATA ATA							
	C4 ture D/	W offered	0.454												
NW	G1, type R/	w, onser	UX 124, 1656	UVXFFFF.F	TFF			DATA							
INVV							D	ATA							
EMDRE1	type R/W, o	ffeat 0x20	A reset Ove	000 0000											
T MF K⊑ I,	type N/W, O	iiset uzzu	4, 16561 070	000.0000											
								ENABLE ENABLE							
EMDRE2	type R/W, o	ffeat 0x20	8 reset Ovo	000 0000											
	(y pe 1411, e	11001 0/20	0, 10001 0A0				READ	ENABLE							
								ENABLE							
EMPRE3	type R/W, o	ffset 0x20	C. reset 0x1	0000.0000											
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		_,				READ	ENABLE							
								ENABLE							
	type R/W. o	ffset 0x40	4. reset 0x0	000.0000											
FMPPF1	.,,0		.,				PROG	ENABLE							
FMPPE1, 1								ENABLE							
FMPPE1, t								•							
	type R/W. o	ffset 0x40	8, reset 0×0	000.0000											
	type R/W, o	ffset 0x40	8, reset 0x0	000.0000			PROG	ENABLE							
	type R/W, o	ffset 0x40	8, reset 0x0	000.0000				ENABLE							
FMPPE2, 1								ENABLE ENABLE							
FMPPE2, 1	type R/W, o type R/W, o						PROG_	ENABLE							
FMPPE2, 1							PROG_ PROG_	-							

				07		05						1 10	40	47	10
31	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18	17	16 0
15				11	10	9	0	/	0	5	4	3	2	1	U
GPIO Por GPIO Por															
GPIO Por	rt C base:	0x4000.6	6000												
GPIO Por															
GPIO Por															
GPIO Por GPIO Por															
GPIO Por															
GPIODATA	. type R/W	/. offset 0x	000. reset (x0000.000)										
		,	,		-										
											DA	ATA			
GPIODIR, t	type R/W, o	offset 0x40	00, reset 0x	0000.0000											
											D	IR			
GPIOIS, ty	pe R/W, of	fset 0x404	, reset 0x00	000.0000											
											· · · · · ·	S			
		foot 0	9 rocat 0	0000 0000								-			
GPIUBE, t	uype rk/w, d	Jiset 0x40	8, reset 0x	0000.0000											
											IE	3E			
GPIOIEV, t	ype R/W, c	offset 0x40	C, reset 0x	0000.0000											
											IE	EV			
GPIOIM ty	ine R/W, of	feat 0x410	, reset 0x0	000 0000				I							
GFIOIN, ty		1561 07410	, reset uno												
											IN	ЛЕ			
GPIORIS, t	type RO, o	ffset 0x414	4, reset 0x0	000.0000											
											R	IS			
GPIOMIS, 1	type RO, o	ffset 0x41	8, reset 0x0	000.0000											
,			-,												
											IV	IIS			
GPIOICR, t	type W1C,	offset 0x4	1C, reset 0	x0000.0000											
											I	С			
GPIOAFSE	EL, type R/	W, offset 0	x420, reset	-											
											۵F	I SEL			
	D. 4	1 - 6 4 0 -	500		-							OLL			
GPIODRZR	R, type R/W	i, onset ux	500, reset (0x0000.00F	F										_
											DF	RV2			
GPIODR4R	R, type R/W	l, offset 0x	504, reset	0x0000.000	0										
											DF	l RV4			
CRIODRED		l offerst for	508 rooot /		n			l			51				
GFIODROR	, type R/W	, onset ux	Juo, reset	0x0000.000	J										
											DF	RV8			
GPIOODR,	, type R/W,	offset 0x5	0C, reset 0	x0000.0000											
											0	DE			
GPIOPUR,	type P/M	offect Ove	10 recet								0	-			
GFIOPUR,	type R/W,	UISEL UX5	iu, ieset -												
											P	UE			
								•							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOPDR,	type R/W,	offset 0x5	14, reset 0)	×0000.0000											
	- , ,														
											PI	DE			
SPIOSLR.	type R/W.	offset 0x5 [.]	18. reset 0x	«0000.0000				1							
,			.,												
											S	I RL			
GPIODEN,	type R/W.	offset 0x5	1C. reset -												
	- 31		,												
											DI	I EN			
GPIOLOCK	. type R/W	/. offset 0x	520. reset	 0x0000.000	1										
			,				LC	OCK							
								DCK							
GPIOCR, ty	/pe -, offse	et 0x524, re	eset -												
		,													
											C	I R			
GPIOPerip	hID4, type	RO, offset	0xFD0, re	set 0x0000.	.0000			1							
											PI	D4			
GPIOPerip	hID5, type	RO, offset	0xFD4, re	set 0x0000.	0000										
											PI	D5			
GPIOPerip	hID6, type	RO, offset	0xFD8, re	set 0x0000.	.0000			1							
											PI	D6			
GPIOPerip	hID7, type	RO, offset	0xFDC, re	set 0x0000	.0000										
											PI	D7			
GPIOPerip	hID0, type	RO, offset	0xFE0, res	set 0x0000.	0061	1									
											PI	D0			
GPIOPerip	hID1, type	RO, offset	0xFE4, res	set 0x0000.	0000										
											PI	D1			
GPIOPerip	hID2, type	RO, offset	0xFE8, res	set 0x0000.	0018	1									
											PI	D2			
GPIOPerip	hID3, type	RO, offset	0xFEC, re	set 0x0000	.0001										
											PI	D3			
GPIOPCell	ID0, type F	RO, offset	0xFF0, rese	et 0x0000.0	00D										
											CI	D0			
GPIOPCell	ID1, type F	O, offset	0xFF4, rese	et 0x0000.0	0F0										
											CI	D1			
GPIOPCell	ID2, type F	RO, offset	0xFF8, rese	et 0x0000.0	005										
											CI	D2			
GPIOPCelli	ID3, type F	O, offset	0xFFC, res	et 0x0000.0	0B1										
											CI	D3			

31															
	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Timer1 b	ase: 0x400 ase: 0x400 ase: 0x400	03.1000													
GPTMCFO	G, type R/W	, offset 0x0)00, reset 0	x0000.000	0										
														GPTMCFG	
GPTMTAN	/R, type R/\	N, offset 0>	x004, reset	0x0000.00	00										
												TAAMS	TACMR	TA	MR
GPTMTB	/IR, type R/	W, offset 0	x008, reset	: 0x0000.00	00										
												TBAMS	TBCMR	TB	MR
GPTMCTI	type R/W	offset 0x0	0C, reset 0	x0000.000	n								TBOMIC	10	
	, , , , p e ,														
	TBPWML	TBOTE		TBE	VENT	TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	TAE\	/ENT	TASTALL	TAEN
GPTMIMR	, type R/W,	offset 0x0	18, reset 0>	x0000.0000)						1				
					CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	TATOIN
GPTMRIS	, type RO, o	offset 0x01	C, reset 0x	0000.0000											
					CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORI
GPTMMIS	, type RO, o	offset 0x02	0, reset 0x(0000.0000								1			
					CREMIS	CRMMIS	TRTOMIS					RTCMIS	CAEMIS	CAMMIS	
GPTMICR	type W1C	offset 0x0	124 reset 0	×0000 0000	CBEMIS	CBMMIS	TBTOMIS					RTCMIS	CAEMIS	CAMMIS	ΤΑΤΟΜΙ
GPTMICR	, type W1C	, offset 0x0)24, reset 0	x0000.0000		CBMMIS	TBTOMIS					RTCMIS	CAEMIS	CAMMIS	ΤΑΤΟΜΙ
GPTMICR	, type W1C	, offset 0x0)24, reset 0;	x0000.0000	D		TBTOMIS							CAMMIS	
					D	CBMCINT	TBTOCINT	F (32-bit	mode)						
					CBECINT	CBMCINT	TBTOCINT		mode)						
					CBECINT	CBMCINT	TBTOCINT 0xFFFF.FF	RH	mode)						
GPTMTAI	LR, type R/	W, offset 0		0x0000.FF	CBECINT	CBMCINT	TBTOCINT 0xFFF.FF TAIL	RH	mode)						
GPTMTAI	LR, type R/	W, offset 0	x028, reset	0x0000.FF	CBECINT	CBMCINT	TBTOCINT 0xFFFF.FFF TAIL TAIL	_RH _RL	mode)						
GPTMTAI GPTMTBI	LR, type R/	W, offset 0) W, offset 0)	x028, reset x02C, reset	0x0000.FF	CBECINT FFF (16-bit r	CBMCINT node) and	TBTOCINT 0xFFF.FFI TAII TAII TAII	_RL							
GPTMTAI GPTMTBI	LR, type R/	W, offset 0) W, offset 0)	x028, reset x02C, reset	0x0000.FF	CBECINT FFF (16-bit r	CBMCINT node) and	TBTOCINT 0xFFF.FFI TAII TAII TAII TBI	_RH _RL _RL _RL FF.FFFF (3	mode) 						
GPTMTAI GPTMTBI	LR, type R/	W, offset 0) W, offset 0)	x028, reset x02C, reset	0x0000.FF	CBECINT FFF (16-bit r	CBMCINT node) and	TBTOCINT 0xFFF.FFI TAIL TAIL TAIL TBI) and 0xFFI TAM	_RH _RL _RL FF.FFFF (3							
GPTMTAI GPTMTBI GPTMTAN	LR, type R/ LR, type R/ MATCHR, ty	W, offset 0; W, offset 0; pe R/W, off	x028, reset x02C, resel fset 0x030,	0x0000.FF t 0x0000.Ff	CBECINT FFF (16-bit r FFF	CBMCINT node) and	TBTOCINT 0xFFF.FFI TAII TAII TAII TBI	_RH _RL _RL FF.FFFF (3							
GPTMTAI GPTMTBI GPTMTAN	LR, type R/ LR, type R/ MATCHR, ty	W, offset 0; W, offset 0; pe R/W, off	x028, reset x02C, reset	0x0000.FF t 0x0000.Ff	CBECINT FFF (16-bit r FFF	CBMCINT node) and	TBTOCINT 0xFFF.FFI TAIL TAIL TAIL TBI) and 0xFFI TAM	_RH _RL _RL FF.FFFF (3							
GPTMTAI GPTMTBI GPTMTAN	LR, type R/ LR, type R/ MATCHR, ty	W, offset 0; W, offset 0; pe R/W, off	x028, reset x02C, resel fset 0x030,	0x0000.FF t 0x0000.Ff	CBECINT FFF (16-bit r FFF	CBMCINT node) and	TBTOCINT 0xFFF.FFI TAIL TAIL TAIL TBI) and 0xFFI TAM	RH _RL _RL FF.FFFF (3 IRH IRL							
GPTMTAI GPTMTBI GPTMTAM GPTMTBI	LR, type R/ LR, type R/ MATCHR, ty	W, offset 0; W, offset 0; pe R/W, off	x028, reset x02C, resel fset 0x030,	0x0000.FF t 0x0000.FI reset 0x00	CBECINT CFF (16-bit r FFF 000.FFFF (1 000.FFFF	CBMCINT node) and	TBTOCINT OxFFFF.FFI TAIL TAIL TBI t) and 0xFFI TAN TAN	RH _RL _RL FF.FFFF (3 IRH IRL							
GPTMTAI GPTMTBI GPTMTAM GPTMTBI	LR, type R/ LR, type R/ MATCHR, ty	W, offset 0; W, offset 0; pe R/W, off	x028, reset x02C, reset fset 0x030, fset 0x034,	0x0000.FF t 0x0000.FI reset 0x00	CBECINT CFF (16-bit r FFF 000.FFFF (1 000.FFFF	CBMCINT node) and	TBTOCINT OxFFFF.FFI TAIL TAIL TBI t) and 0xFFI TAN TAN	RH _RL _RL FF.FFFF (3 IRH IRL							
GPTMTAI GPTMTBI GPTMTAN GPTMTBI	LR, type R// LR, type R/ MATCHR, ty MATCHR, ty MATCHR, ty PR, type R/V	W, offset 0 W, offset 0 pe R/W, off pe R/W, off pe R/W, off	x028, reset x02C, reset fset 0x030, fset 0x034, c038, reset	0x0000.FF	CBECINT FF (16-bit r FFF 000.FFFF (1 000.FFFF	CBMCINT node) and	TBTOCINT OxFFFF.FFI TAIL TAIL TBI t) and 0xFFI TAN TAN	RH _RL _RL FF.FFFF (3 IRH IRL			TAF				
GPTMTAI GPTMTBI GPTMTAN GPTMTBI	LR, type R// LR, type R/ MATCHR, ty MATCHR, ty MATCHR, ty PR, type R/V	W, offset 0 W, offset 0 pe R/W, off pe R/W, off pe R/W, off	x028, reset x02C, reset fset 0x030, fset 0x034,	0x0000.FF	CBECINT FF (16-bit r FFF 000.FFFF (1 000.FFFF	CBMCINT node) and	TBTOCINT OxFFFF.FFI TAIL TAIL TBI t) and 0xFFI TAN TAN	RH _RL _RL FF.FFFF (3 IRH IRL				RTCCINT			
GPTMTAI GPTMTBI GPTMTAN GPTMTBI	LR, type R// LR, type R/ MATCHR, ty MATCHR, ty MATCHR, ty PR, type R/V	W, offset 0 W, offset 0 pe R/W, off pe R/W, off pe R/W, off	x028, reset x02C, reset fset 0x030, fset 0x034, c038, reset	0x0000.FF	CBECINT FF (16-bit r FFF 000.FFFF (1 000.FFFF	CBMCINT node) and	TBTOCINT OxFFFF.FFI TAIL TAIL TBI t) and 0xFFI TAN TAN	RH _RL _RL FF.FFFF (3 IRH IRL				RTCCINT RTCCINT			
GPTMTAI GPTMTBI GPTMTAN GPTMTBI GPTMTBF	LR, type R/ LR, type R/ MATCHR, ty MATCHR, ty PR, type R/ PR, type R/	W, offset 0) W, offset 0) pe R/W, off pe R/W, off V, offset 0x	x028, reset x02C, reset fset 0x030, fset 0x034, (038, reset (03C, reset	0x0000.FF t 0x0000.FI reset 0x00 reset 0x00 0x0000.000 0x0000.000	CBECINT FF (16-bit r FFF 000.FFFF (1 000.FFFF (1 000.FFFF	CBMCINT node) and	TBTOCINT OxFFFF.FFI TAIL TAIL TBI t) and 0xFFI TAN TAN	RH _RL _RL FF.FFFF (3 IRH IRL				RTCCINT			
GPTMTAI GPTMTBI GPTMTAM GPTMTBI GPTMTBF	LR, type R/ LR, type R/ MATCHR, ty MATCHR, ty PR, type R/ PR, type R/	W, offset 0) W, offset 0) pe R/W, off pe R/W, off V, offset 0x	x028, reset x02C, reset fset 0x030, fset 0x034, c038, reset	0x0000.FF t 0x0000.FI reset 0x00 reset 0x00 0x0000.000 0x0000.000	CBECINT FF (16-bit r FFF 000.FFFF (1 000.FFFF (1 000.FFFF	CBMCINT node) and	TBTOCINT OxFFFF.FFI TAIL TAIL TBI t) and 0xFFI TAN TAN	RH _RL _RL FF.FFFF (3 IRH IRL				RTCCINT RTCCINT			
GPTMTAI GPTMTBI GPTMTAN GPTMTBI GPTMTBF	LR, type R/ LR, type R/ MATCHR, ty MATCHR, ty PR, type R/ PR, type R/	W, offset 0) W, offset 0) pe R/W, off pe R/W, off V, offset 0x	x028, reset x02C, reset fset 0x030, fset 0x034, (038, reset (03C, reset	0x0000.FF t 0x0000.FI reset 0x00 reset 0x00 0x0000.000 0x0000.000	CBECINT FF (16-bit r FFF 000.FFFF (1 000.FFFF (1 000.FFFF	CBMCINT node) and	TBTOCINT OxFFFF.FFI TAIL TAIL TBI t) and 0xFFI TAN TAN	RH _RL _RL FF.FFFF (3 IRH IRL			TBF	RTCCINT RTCCINT			
GPTMTAI GPTMTBI GPTMTAM GPTMTBF GPTMTBF	LR, type R/ LR, type R/ MATCHR, ty MATCHR, ty PR, type R/ PR, type R/ MR, type R	W, offset 0 W, offset 0 Pe R/W, off Pe R/W, off Pe R/W, offset 0 V, offset 0 V, offset 0	x028, reset x02C, reset fset 0x030, fset 0x034, c038, reset c03C, reset c03C, reset	0x0000.FF t 0x0000.Ff reset 0x00 reset 0x00 0x0000.000 0x0000.000	CBECINT CFF (16-bit r FFF 000.FFFF (1 000.FFFF (1 000.FFFF 000 000 000	CBMCINT node) and	TBTOCINT OxFFFF.FFI TAIL TAIL TBI t) and 0xFFI TAN TAN	RH _RL _RL FF.FFFF (3 IRH IRL			TBF	RTCCINT RTCCINT			
GPTMTAI GPTMTBI GPTMTAM GPTMTBF GPTMTBF	LR, type R/ LR, type R/ MATCHR, ty MATCHR, ty PR, type R/ PR, type R/ MR, type R	W, offset 0 W, offset 0 Pe R/W, off Pe R/W, off Pe R/W, offset 0 V, offset 0 V, offset 0	x028, reset x02C, reset fset 0x030, fset 0x034, (038, reset (03C, reset	0x0000.FF t 0x0000.Ff reset 0x00 reset 0x00 0x0000.000 0x0000.000	CBECINT CFF (16-bit r FFF 000.FFFF (1 000.FFFF (1 000.FFFF 000 000 000	CBMCINT node) and	TBTOCINT OxFFFF.FFI TAIL TAIL TBI t) and 0xFFI TAN TAN	RH _RL _RL FF.FFFF (3 IRH IRL			TBF	RTCCINT RTCCINT			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMTAR	, type RO,	offset 0x04	48, reset 0x	0000.FFFF	(16-bit mo	de) and 0x	FFFF.FFF	(32-bit mo	de)			1			
							TA	RH							
							TA	ARL							
GPTMTBR	, type RO,	offset 0x0	4C, reset 0	x0000.FFFF	=										
							TE	BRL							
Watchd Base 0x4															
			000, reset 0		:=										
IDILOAD	, цре 104	, onset ox	000, 16361 0	×	•		WD	FLoad							
								FLoad							
WDTVALU	E, type RC), offset 0x	004, reset (xFFFF.FF	=F										
							WDT	Value							
							WD1	Value							
WDTCTL,	type R/W,	offset 0x00)8, reset 0x(0000.0000											
														RESEN	INTEN
WDTICR, t	ype WO. o	ffset 0x000	C, reset -											INCOLIN	
	,0		,				WD	FIntClr							
								FIntClr							
WDTRIS, t	ype RO, of	fset 0x010	, reset 0x00	000.0000											
															WDTRIS
WDTMIS, t	type RO, o	ffset 0x014	l, reset 0x00	000.0000											
															WDTMIS
WDTTEST,	type R/W	offset 0x4	18, reset 0	 k0000.0000)										
							STALL								
WDTLOCK	K, type R/W	l, offset 0x	C00, reset (0x0000.000	0										
								TLock							
WDTD a vin		DO affect	0.0	at 0×0000	0000		WD	TLock							
wDTPerip	niD4, type	RO, offset	0xFD0, res	et 0x0000.	0000										
											F	I VID4			
WDTPerip	hID5, type	RO, offset	0xFD4, res	et 0x0000.	0000			1							
											F	PID5			
WDTPerip	hID6, type	RO, offset	0xFD8, res	et 0x0000.	0000										
											_				
WDTPorio	hID7 tupo	RO offect	0xFDC, res	et 0v0000	0000						F	PID6			
	, type	, onset	JAI DO, 188												
											F	l ID7			
WDTPerip	hID0, type	RO, offset	0xFE0, res	et 0x0000.	0005										
											F	0DI			
WDTPerip	hID1, type	RO, offset	0xFE4, res	et 0x0000.	0018										
											-	ID1			
WDTPorio	hID2 tuno	RO offect	0xFE8, res	et 0x0000	0018						F	וטו			
	z, type	, onset	JAI LO, IES												
												I PID2			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDTPeriph	nID3, type I	RO, offset	0xFEC, res	set 0x0000.	.0001										
											PI	D3			
WDTPCellI	D0, type R	O, offset 0	xFF0, rese	t 0x0000.0	00D										
											CI	D0			
WDTPCellI	D1, type R	O, offset 0)xFF4, rese	t 0x0000.0	0F0										
											CI	D1			
WDTPCellI	D2, type R	O, offset 0	xFF8, rese	t 0x0000.0	005										
											CI	D2			
WDTPCellI	D3, type R	O, offset 0	xFFC, rese	t 0x0000.0	0B1										
											CI	D3			
Univers	al Async	hronou	is Recei	vers/Tra	nsmitter		[s)								
UART0 ba						e (erit	-,								
			0, reset 0x	0000.0000											
_, , D ig (.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
				OE	BE	PE	FE				D4	 \TA			
		tuno PO	offset 0x0								5.				
UARTRON	OARTECK	, type RO,	Uliset UXU	 											
												OE	BE	PE	FE
		t	- 6										DE	FC	FE
UARTRSR/	UARTECR	, type wO	, offset 0x0	104, reset u I	x0000.0000	•									
											DA	ATA			
UARTFR, t	ype RO, of	fset 0x018	3, reset 0x0	000.0090											
												BUBY			
								TXFE	RXFF	TXFF	RXFE	BUSY			
UARTILPR	, type R/W,	offset 0x0	020, reset 0)x0000.000	0										
											ILPD	OVSR			
UARTIBRD), type R/W	, offset 0x	024, reset (0x0000.000	0										
							DIV	/INT							
UARTFBRI	D, type R/V	l, offset 0>	x028, reset	0x0000.00	00			-				-			
												DIVI	FRAC		
UARTLCRI	H, type R/W	l, offset 0x	x02C, reset	0x0000.00	00										
								SPS	W	LEN	FEN	STP2	EPS	PEN	BRK
UARTCTL,	type R/W,	offset 0x0	30, reset 0:	x0000.0300)										
						RXE	TXE	LBE					SIRLP	SIREN	UARTE
UARTIFLS,	, type R/W,	offset 0x0)34, reset 0	x0000.001	2	*	*	•						*	
											RXIFLSEL			TXIFLSEL	
UARTIM, tv	pe R/W, of	fset 0x038	B, reset 0x0	0000.0000									1		
, •,															
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
	type PO	ffeet Av02	C, reset 0x		021111	52111		1 . 2.00							
GARTRIS,	type RO, 0	isel 0X03	o, reset ux	0000.000											
					05512	DERIG	DEDIS		DTDIA	TVEIC	DVDIA				
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JARIMIS	, type RO, c	offset 0x04	0, reset 0x	0000.0000								1			
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
	, type W1C,	offeet 0x0	44			DEIVIIS	FEIVIIS	FEIVIIS	RINIS	I AIVIIS	RAIVIIS				
JARTICK	, type witc,	onset uxu	44, reset u	20000.0000)										
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
	nhID4 funa	DO offer				BEIC	FEIC	FEIC	RIIC	TAIC	RAIC				
JARTPeri	phID4, type	RO, onse	t uxrdu, re	Set 0x0000											
											DI	D4			
IAPTPori	phID5, type	PO offeo			0000						FI	04			
JANTE	pinos, type	RO, UISE	1 0 1 0 4, 10												
											PI	D5			
IARTPori	phID6, type	RO offee	t0vED8 re		0000							00			
	pinbo, type	110, 01130													
											PI	ID6			
JARTPeri	phID7, type	RO, offse	t 0xFDC. re	eset 0x0000	0.0000			1				-			
		, 01130													
											PI	 D7			
JARTPeri	phID0, type	RO. offse	t 0xFE0. re	set 0x0000	.0011			1							
	,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,	,												
				-							PI	I ID0			
JARTPeri	phID1, type	RO, offse	t 0xFE4, re		.0000			1							
											PI	I ID1			
JARTPeri	phID2, type	RO, offse	t 0xFE8, re	set 0x0000	.0018			1							
											PI	ID2			
JARTPeri	phID3, type	RO, offse	t 0xFEC, re	eset 0x0000	0.0001										
											PI	ID3			
JARTPCe	IIID0, type I	RO, offset	0xFF0, res	et 0x0000.0	000D										
											CI	ID0			
JARTPCe	IIID1, type I	RO, offset	0xFF4, res	et 0x0000.0	0F0										
											CI	ID1			
JARTPCe	IIID2, type I	RO, offset	0xFF8, res	et 0x0000.0	0005										
											CI	ID2			
JARTPCe	IIID3, type I	RO, offset	0xFFC, res	et 0x0000.	00B1										
											CI	ID3			
	onous S		erface (S	SSI)											
	e: 0x4000														
SSICR0, t	ype R/W, of	fset 0x000	, reset 0x0	000.000											
				CR				SPH	SPO	FI	RF		D	SS	
SSICR1, t	ype R/W, of	fset 0x004	, reset 0x0	000.000											
												SOD	MS	SSE	LBM
SIDR, ty	pe R/W, offs	set 0x008,	reset 0x00	00.0000											
							DA	ATA							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSISR, typ	be RO, offs	et 0x00C,	reset 0x000	0.0003		-	-								
											BSY	RFF	RNE	TNF	TFE
SSICPSR,	type R/W, o	offset 0x0	10, reset 0x	0000.0000											
											CPS	DVSR			
SSIIM, typ	e R/W, offs	et 0x014, i	reset 0x000	0.0000				1							
												TXIM	RXIM	RTIM	RORIM
	no BO offe	of 0x019	reset 0x000	0.0008									RAIIVI	RTIW	KOKIIVI
55IKI5, IY	pe ko, ons	el 0x010,	Teset 0x000	0.0008											
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS. tv	vpe RO. offs	et 0x01C.	reset 0x00	00.0000									10110		
· · · · · , · ,	, ,	,													
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR, tv	pe W1C, of	fset 0x020), reset 0x0	000.0000								1		1	
														RTIC	RORIC
SSIPeriph	ID4, type R	O, offset ()xFD0, rese	t 0x0000.00	00							1			
											PI	ID4			
SSIPeriph	ID5, type R	O, offset 0)xFD4, rese	t 0x0000.00	00										
											PI	D5			
SSIPeriph	ID6, type R	O, offset 0)xFD8, rese	t 0x0000.00	00										
											PI	D6			
SSIPeriph	ID7, type R	O, offset 0	xFDC, rese	et 0x0000.00	000										
											PI	D7			
SSIPeriph	ID0, type R	O, offset ()xFE0, rese	t 0x0000.00	22							1			
	1D4 4	0 - 6									PI	D0			
SSIPeriph	ID1, type R	Ο, oπset ι)xFE4, rese	t 0x0000.00	00										
											DI	 D1			
SSIPerinh	ID2 type R	O offeet ()xFE8, rese	t 0×0000 00	18										
oon enpii	ibz, type it	o, onser c	JAI E0, 1636		10										
											PI	I ID2			
SSIPerinh	ID3, type R	O, offset ()xFEC, rese	et 0x0000.00	001			1							
	.,.,	,	,												
											PI	I ID3			
SSIPCellIE	00, type RO	, offset 0x	(FF0, reset	0x0000.000	D										
											CI	ID0			
SSIPCellI	01, type RO	, offset 0x	FF4, reset	0x0000.00F	0										
											CI	ID1			
SSIPCellIE	02, type RO	, offset 0x	FF8, reset	0x0000.000	5										
											CI	ID2			

24	20	20	20	07	26	25	24	22	22	01	20	10	10	17	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	6	21 5	20 4	19 3	18 2	17 1	16 0
				0x0000.00E		0	Ŭ		Ű	0	-		-		Ū
CON CONE	Jo, type no	, onset ox			,,										
											CI	 D3			
Inter Int	tegrated	Circuit	(12C) Int	orfago											
I ² C Mas		Circuit	(1 C) III.	enace											
	er 0 base:	0.4002	2000												
				000 0000											
IZCIVISA, IJ	ype R/W, of	ISEL UXUU	J, Teset 0x0	000.0000											
											SA				R/S
I2CMCS to	ype RO, off	set 0x004	reset 0x00	00 0000							0A				100
1201000, 1	ype no, on	501 07004	, 10301 0700	00.0000				1							
									BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
I2CMCS. to	ype WO, off	set 0x004	reset 0x0	000.0000					Beeber	IDEE	7 II (DEOT	Drinton	ABIOIOI	Entitorit	2001
, (j	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,												
												ACK	STOP	START	RUN
I2CMDR. tv	ype R/W, of	fset 0x00	8, reset 0x0	0000.0000				1				1			
, •	, .		,												
											DA	I ATA			
I2CMTPR,	type R/W, c	offset 0x0	DC, reset 0x	x0000.0001											
											TI	PR			
I2CMIMR,	type R/W, o	ffset 0x01	0, reset 0x	0000.0000											
															IM
I2CMRIS, t	type RO, off	fset 0x014	, reset 0x0	000.0000				1				1			
															RIS
I2CMMIS, 1	type RO, of	fset 0x018	3, reset 0x0	000.0000											
															MIS
I2CMICR, t	type WO, of	fset 0x01	C, reset 0x(0000.0000											
															IC
I2CMCR, ty	ype R/W, of	fset 0x02	0, reset 0x0	0000.0000											
										SFE	MFE				LPBK
Inter-Int	tegrated	Circuit	(I ² C) Inte	erface											
I ² C Slav	/e														
I2C Slave	e 0 base: 0	x4002.08	300												
I2CSOAR,	type R/W, o	offset 0x0	00, reset 0x	0000.0000											
												OAR			
I2CSCSR,	type RO, of	fset 0x00	4, reset 0x0	0000.0000											
													FBR	TREQ	RREQ
I2CSCSR,	type WO, o	ffset 0x00	4, reset 0x	0000.0000											
															DA
I2CSDR, ty	ype R/W, of	fset 0x008	8, reset 0x0	000.000											
											DA	ATA			

14 13 12 11 10 <th< th=""><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>-</th><th></th><th></th><th></th><th>1</th><th></th><th></th><th></th></th<>									-				1			
I2C3MR, type RVM, offeet 0x000, reset 0x0000, 0000 IIIC3RR, type RV, offeet 0x010, reset 0x0000, 0000 IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII																16
CARSTE, type RO, offset 0x010, reset 0x0000.0000 I						10	9	8	7	6	5	4	3	2	1	0
IZCSRS, type R0, offset 0x018, reset 0x0000 0000 I	I2CSIMR, ty	ype R/W, o	offset 0x00	C, reset 0x0	0000.0000											
IZCSRS, type R0, offset 0x018, reset 0x0000 0000 I																
ICCSMIS. type RO, offset 0x014, reset 0x0000.0000 ICC SMIS. type RO, offset 0x014, reset 0x0000.0000 ICC SMICE, type WO, offset 0x014, reset 0x0000.0000 ICC SMICE, type WO, offset 0x014, reset 0x0000.0000 ICC SMICE, type WO, offset 0x000, reset 0x0000.0000 ICC SMICE, type RO, offset 0x0000, reset 0x0000.0000 ICC SMICE, type RO, offs																IM
CANSR, type RO, offset 0x014, reset 0x0000.0000 Image: Controller Area NetWork (CAN) Module Image: Control NetWork (CAN) Module Image: Control NetWork (CAN) Module Image: Control NetWork (CAN) Module Image: Control NetWork (CAN) Module Image: Control NetWork (CAN) Module Image: Control NetWork (CAN) Module	I2CSRIS, ty	/pe RO, of	fset 0x010	, reset 0x00	000.000								-			
I2CSMIS, type RO, offset 0x014, reset 0x0000_0000 I																
IZCSICR, type W0, offset 6x018, reset 6x0000.0000 IZCSICR, type W0, offset 6x018, reset 6x0000.0000 IZCSICR, type W0, offset 6x018, reset 6x0000.0000 IZCSICR, type R0V, offset 6x028, reset 6x0000.0000 IZCSICR, type R0V, offset 6x028, reset																RIS
IZCSIGR, type W0, offset 0x018, reset 0x0000.0000 IZCSIGR, type W0, offset 0x018, reset 0x0000.0000 IZCSIGR, type R0V, offset 0x000, reset 0x0000.0000 IZCSIGR, type R0V, offset 0x010, reset 0x0000.0000 IZCSIGR, type R0V, offset 0x020, reset 0x0000.0000 <td>I2CSMIS, ty</td> <td>ype RO, of</td> <td>fset 0x014</td> <td>, reset 0x00</td> <td>000.000</td> <td></td>	I2CSMIS, ty	ype RO, of	fset 0x014	, reset 0x00	000.000											
IZCSIGR, type W0, offset 0x018, reset 0x0000.0000 IZCSIGR, type W0, offset 0x018, reset 0x0000.0000 IZCSIGR, type R0V, offset 0x000, reset 0x0000.0000 IZCSIGR, type R0V, offset 0x010, reset 0x0000.0000 IZCSIGR, type R0V, offset 0x020, reset 0x0000.0000 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>																
Controller Area Network (CAN) Module CANS base: 0x4004.000 CANS base: 0x4004.000 CANS base: 0x4004.000 Ele Sie IE N CANSTS, type RW, offset 0x000, reset 0x0000.0000 Image: 0x4004.000 Image:																MIS
CANDTroller Area Network (CAN) Module CAND Base: 0x4004 0000 Test CCE DAR EBE SIE IE IE SIE IE IE <t< td=""><td>I2CSICR, ty</td><td>ype WO, of</td><td>ffset 0x018</td><td>3, reset 0x0</td><td>000.000</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	I2CSICR, ty	ype WO, of	ffset 0x018	3, reset 0x0	000.000											
CANDTroller Area Network (CAN) Module CAND Base: 0x4004 0000 Test CCE DAR EBE SIE IE IE SIE IE IE <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>																
CAND base: 0x4004.0000 CANCTL, type RW, offset 0x000, reset 0x0000000 Item 1 Test CCE DAR EIE SIE IE N CANSTS, type RW, offset 0x000, reset 0x0000000 Item 1 Test CCE DAR EIE SIE IE N CANSTS, type RW, offset 0x000, reset 0x00000000 Item 1 BOIT EVam EPass RxOK TxOK LEC IEE SIE IEE SIE IEE N IEE SIE IEE																IC
CAND base: 0x4004.0000 CANCTL, type RW, offset 0x000, reset 0x0000000 Item 1 Test CCE DAR EIE SIE IE N CANSTS, type RW, offset 0x000, reset 0x0000000 Item 1 Test CCE DAR EIE SIE IE N CANSTS, type RW, offset 0x000, reset 0x00000000 Item 1 BOIT EVam EPass RxOK TxOK LEC IEE SIE IEE SIE IEE N IEE SIE IEE	Controll	er Area	Networ	k (CAN)	Module											
CANSTS, type RW, offset 0x004, reset 0x0000.000 Test CCE DAR I EIE SIE I I I CANSTS, type RW, offset 0x004, reset 0x0000.000 BOff EVam EPass R/OK TxOK LEC V RP RCC D BOff EVam EPass R/OK TxOK LEC V CANSTS, type RW, offset 0x000, reset 0x0000.0000 RP RC TSEg2 TSEg1 SUV TSEV <				. ,												
CANSTS, type R/W, offset 0x004, reset 0x0000.0000 BOIT EWarn EPass Rx0K Tx0K LEC CANERR, type R0, offset 0x000, reset 0x0000.0000 RP RCC RCC <td< td=""><td>CANCTL, t</td><td>ype R/W, c</td><td>offset 0x00</td><td>0, reset 0x0</td><td>0000.0001</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	CANCTL, t	ype R/W, c	offset 0x00	0, reset 0x0	0000.0001											
CANSTS, type R/W, offset 0x004, reset 0x0000.0000 BOIT EWarn EPass Rx0K Tx0K LEC CANERR, type R0, offset 0x000, reset 0x0000.0000 RP RCC RCC <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>																
CANERR, type RO, offset 0x000, reset 0x0000.0000 EVan EPass RxOK TxOK LEC RP REC I									Test	CCE	DAR		EIE	SIE	IE	INIT
CANERR, type RO, offset 0x000, reset 0x0000.0000 EVan EPass RxOK TxOK LEC RP REC I	CANSTS, t	ype R/W, c	offset 0x00	4, reset 0x(0000.0000						1					
CANERR, type R0, offset 0x000, reset 0x0000.0000 RP REC TEC TEC TEC TEC CANERR, type RW, offset 0x00C, reset 0x0000.2001 TSeg2 TSeg1 SJW BRP IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII																
RP REC TEC CANBIT, type R/W, offset 0x000, creat 0x0000.0201 TSeg2 TSeg1 SJW BRP CANINT, type R/W, offset 0x010, reset 0x0000.0000 Image: state									BOff	EWarn	EPass	RxOK	TxOK		LEC	
RP REC TEC CANBIT, type R/W, offset 0x000, creat 0x0000.0201 TSeg2 TSeg1 SJW BRP CANINT, type R/W, offset 0x010, reset 0x0000.0000 Image: state	CANERR, t	type RO, o	ffset 0x008	B, reset 0x0	000.0000				1							
CANBIT, type RW, offset 0x000, reset 0x0000.2001 TSeg2 TSeg1 SJW BRP BRP CANINT, type RO, offset 0x010, reset 0x0000.0000 Intild Intild <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>																
TSeg2 TSeg1 SJW BRP CANINT, type R0, offset 0x010, reset 0x0000.0000 Image: Strateging of Strateging	RP				REC							TI	EC			
TSeg2 TSeg1 SJW BRP CANINT, type R0, offset 0x010, reset 0x0000.0000 Image: Strateging of Strateging	CANBIT. tv	pe R/W. of	ffset 0x00C	C. reset 0x0	000.2301				1							
CANINT, type RO, offset 0x010, reset 0x0000.0000 CANIST, type R/W, offset 0x014, reset 0x0000.0000 CANTST, type R/W, offset 0x014, reset 0x0000.0000 CANIST, type R/W, offset 0x018, reset 0x0000.0000 CANIST, type R/W, offset 0x018, reset 0x0000.0000 CANIST, type R/W, offset 0x020, reset 0x0000.0001 CANIST, type R/W, offset 0x024, reset 0x0000.0000 CANIST, type R/W, offset 0x024, reset 0x0000.0FFFF CANIST, type R/W, offset 0x024, reset 0x0000.0FFF		, ,														
CANINT, type RO, offset 0x010, reset 0x0000.0000 CANIST, type R/W, offset 0x014, reset 0x0000.0000 CANTST, type R/W, offset 0x014, reset 0x0000.0000 CANIST, type R/W, offset 0x018, reset 0x0000.0000 CANIST, type R/W, offset 0x018, reset 0x0000.0000 CANIST, type R/W, offset 0x020, reset 0x0000.0001 CANIST, type R/W, offset 0x024, reset 0x0000.0000 CANIST, type R/W, offset 0x024, reset 0x0000.0FFFF CANIST, type R/W, offset 0x024, reset 0x0000.0FFF			TSea2			TS	ea1		S	IW			I B	RP		
Initid Initid	CANINT. tv	vpe RO. off	-	reset 0x00	00.0000		0									
CANTST, type R/W, offset 0x014, reset 0x0000.0000 Image: State 1 and the state 1	, . ,	F ,	,													
CANTST, type R/W, offset 0x014, reset 0x0000.0000 Image: State 1 and the state 1								1	ntld							
Image: state Image: state <th< td=""><td>CANTST. tv</td><td>vpe R/W. o</td><td>offset 0x01</td><td>4. reset 0x0</td><td>000.0000</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	CANTST. tv	vpe R/W. o	offset 0x01	4. reset 0x0	000.0000											
CANBRPE, type R/W, offset 0x018, reset 0x0000.000 Image: 0x000.000 Image: 0x000.000 <t< td=""><td>er at i e i, ij</td><td>, po : : : : , o</td><td></td><td>.,</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	er at i e i, ij	, po : : : : , o		.,												
CANBRPE, type R/W, offset 0x018, reset 0x0000.000 Image: 0x000.000 Image: 0x000.000 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Rx</td><td>1</td><td>Γx</td><td>I Back</td><td>Silent</td><td>Basic</td><td></td><td></td></t<>									Rx	1	Γx	I Back	Silent	Basic		
And the state And the state<		type R/W	offeet 0x(18 reset 0	×0000 0000							EBdok	Chiefin	Baolo		
CANIF1CRQ, type RO, offset 0x020, reset 0x0000.0001 Image: constraint of constrain	GANDIG E,	, type 1011,	, onset oxt	10, 10301 0												
CANIF1CRQ, type RO, offset 0x020, reset 0x0000.0001 Image: constraint of constrain														BRI	PE	
Image: Second second		O tupo P() offect ()	(020 rosot	0~0000 000	1								Divi	-	
CANIF2CRQ, type RO, offset 0x080, reset 0x0000.0001 Busy Image: Colspan="12">MUM Busy Image: Colspan="12">MUM CANIF1CMSK, type RO, offset 0x024, reset 0x0000.0000 Image: Colspan="12">MUM CANIF1CMSK, type RO, offset 0x024, reset 0x0000.0000 Image: Colspan="12">MUM CANIF1CMSK, type RO, offset 0x024, reset 0x0000.0000 Image: Colspan="12">MUM CANIF1CMSK, type RO, offset 0x024, reset 0x0000.0000 Image: Colspan="12">MUM CANIF1CMSK, type RO, offset 0x024, reset 0x0000.0000 Image: Colspan="12">MUM CANIF2CMSK, type RO, offset 0x084, reset 0x0000.0000 Image: Colspan="12">MUK Image: Colspan="12">MUK CANIF2CMSK, type RO, offset 0x084, reset 0x0000.0000 Image: Colspan="12">MUK Image: Colspan="12">MUK CANIF2CMSK, type RO, offset 0x084, reset 0x0000.0000 Image: Colspan="12">MUK Image: Colspan="12">MUK Image: Colspan="12">MUK CANIF2CMSK, type RO, offset 0x084, reset 0x0000.0000 Image: Colspan="12">MUK Image: Colspan="12">MUK Image: Colspan="12">MUK Image: Colspan="12">MUK CANIF1MSK1, type RO, offset 0x084, reset 0x0000.FFFF Image: Colspan="12">MUK Image: Colspan="12">MUK Image: Colspan="12">MUK Image: Colspan="12">MUK CANIF1MSK1, type RO, offset 0x088, reset 0x0000.FFFF Image: Colspan="12">MUK Ima		a, type ne	5, 01361 07			•										
CANIF2CRQ, type RO, offset 0x080, reset 0x0000.0001 Busy Image: Colspan="12">MUM Busy Image: Colspan="12">MUM CANIF1CMSK, type RO, offset 0x024, reset 0x0000.0000 Image: Colspan="12">MUM CANIF1CMSK, type RO, offset 0x024, reset 0x0000.0000 Image: Colspan="12">MUM CANIF1CMSK, type RO, offset 0x024, reset 0x0000.0000 Image: Colspan="12">MUM CANIF1CMSK, type RO, offset 0x024, reset 0x0000.0000 Image: Colspan="12">MUM CANIF1CMSK, type RO, offset 0x024, reset 0x0000.0000 Image: Colspan="12">MUM CANIF2CMSK, type RO, offset 0x084, reset 0x0000.0000 Image: Colspan="12">MUK Image: Colspan="12">MUK CANIF2CMSK, type RO, offset 0x084, reset 0x0000.0000 Image: Colspan="12">MUK Image: Colspan="12">MUK CANIF2CMSK, type RO, offset 0x084, reset 0x0000.0000 Image: Colspan="12">MUK Image: Colspan="12">MUK Image: Colspan="12">MUK CANIF2CMSK, type RO, offset 0x084, reset 0x0000.0000 Image: Colspan="12">MUK Image: Colspan="12">MUK Image: Colspan="12">MUK Image: Colspan="12">MUK CANIF1MSK1, type RO, offset 0x084, reset 0x0000.FFFF Image: Colspan="12">MUK Image: Colspan="12">MUK Image: Colspan="12">MUK Image: Colspan="12">MUK CANIF1MSK1, type RO, offset 0x088, reset 0x0000.FFFF Image: Colspan="12">MUK Ima	Busy												 MP	JUM		
Busy Image: Second		O type Pr) offect ()	(080 resot	0x0000.000	1							1011			
CANIF1CMSK, type RO, offset 0x024, reset 0x0000.0000 Image: Control contrecontrol control control control contrecto control cont	CANF20R	w, type RC	, onset 0	, 1858[0.0000.000	•										
CANIF1CMSK, type RO, offset 0x024, reset 0x0000.0000 Image: Control contrecontrol control control control contrecto control cont	Buev												h AN	JUM		
And A			20. offerst	0.024	4 01/0000 00								IVII			
CANIF2CMSK, type RO, offset 0x084, reset 0x0000.000 Image: control in the contro	CANFILM	GR, type F	to, onset t	u⊼u∠4, rese		00										
CANIF2CMSK, type RO, offset 0x084, reset 0x0000.000 Image: control in the contro										Maak	Arb	Control	CirintDed	TyDrethlanDet	Data A	DataB
And A	CANIESON	ISK turne "	0 0#+	0084	+ 0x0000 cc	00			MININD	WIGSN		Control		in spiriteWLd	DalaA	DaidD
CANIF1MSK1, type RO, offset 0x028, reset 0x0000.FFFF CANIF2MSK1, type RO, offset 0x088, reset 0x0000.FFFF CANIF2MSK1, type RO, offset 0x088, reset 0x0000.FFFF	CANIF2CM	ISR, type h	CO, Orfset (uxuo4, rese	. 0x0000.00	00										
CANIF1MSK1, type RO, offset 0x028, reset 0x0000.FFFF CANIF2MSK1, type RO, offset 0x088, reset 0x0000.FFFF CANIF2MSK1, type RO, offset 0x088, reset 0x0000.FFFF										Meali	٨٠٠	Control	ClebetDerd	Ti-Dothin: Dri	Data A	DetaD
Msk CANIF2MSK1, type RO, offset 0x088, reset 0x0000.FFFF	CANIFART		0 -	w020 -	1 Ov 0000 77				WRINKD	IVIdSK	AID	Control		INTUDINEWLE	DaidA	DataB
CANIF2MSK1, type RO, offset 0x088, reset 0x0000.FFFF	CANIF1MS	κ1, type R	to, offset 0	xuza, rese	ι υχυυυυ.FF	r#										
CANIF2MSK1, type RO, offset 0x088, reset 0x0000.FFFF									- Ank							
								1	VISK							
Msk	CANIF2MS	K1, type R	(O, offset 0)x088, reset	t 0x0000.FF	FF										
Msk																
								N	//sk							

29 13 e RO, offset (e RO, offset (e RO, offset (e RO, offset (e RO, offset (Dir e RO, offset (Dx08C, reset	t 0x0000.Fl	600	25 9	24 8		22 6 Msk Msk	21 5	20 4	19 3	18 2	17 1	
e RO, offset (e RO, offset (e RO, offset (e RO, offset (Dir e RO, offset (Dx02C, reset	t 0x0000.Fi	FFF)	Msk	-					
e RO, offset (e RO, offset (e RO, offset (e RO, offset (Dir e RO, offset (Dx08C, reset	t 0x0000.Fl	600										
e RO, offset (e RO, offset (e RO, offset (Dir e RO, offset (Dx030, reset	0x0000.00	00										
e RO, offset (e RO, offset (e RO, offset (Dir e RO, offset (Dx030, reset	0x0000.00	00				Msk						
e RO, offset (e RO, offset (Dir e RO, offset (Dx090, reset	0x0000.00	00				Msk						
e RO, offset (e RO, offset (Dir e RO, offset (Dx090, reset	0x0000.00	00				Msk						
e RO, offset (e RO, offset (Dir e RO, offset (Dx090, reset	0x0000.00	00										
PRO, offset (Dir PRO, offset (Dx034, reset												
PRO, offset (Dir PRO, offset (Dx034, reset												
PRO, offset (Dir PRO, offset (Dx034, reset				IC	-							
Dir e RO, offset (0x0000.00	00										
Dir e RO, offset (0x0000.00	00)							
Dir e RO, offset (-							
e RO, offset ()x094. reset												
)x094 reset						ID						
		0x0000.00	00										
D.:													
Dir							ID						
e RO, offset (0x038, reset	0x0000.00	00										
												_	
				RmtEn	TxRqst	FoB					DL	.C	
e RO, offset	Jx098, reset	0x0000.00	100										
t IntPnd	LIMask	TVIE	DVIE	PmtEn	TyPact	FoR					DI	C	
				Rinten	TXINGSU	LOD					DL	.0	
	1000,10001	0,0000.00											
					Da	ta							
R/W, offset 0	x040, reset	0x0000.000	00										
					Da	ta							
R/W, offset 0	x044, reset	0x0000.000	00							-			
					Da	ta							
R/W, offset 0	x048, reset	0x0000.000	00										
					Da	4-							
B/M offeet 0	×00C roast	0~000 00	00		Da	la							
R/W, onset u	xusc, reset	0x0000.00	00										
					Da	ta							
R/W, offset 0	x0A0, reset	0x0000.00	00										
					Da	ta							
R/W, offset 0	x0A4, reset	0x0000.00	00										
					Da	ta							
R/W, offset 0	x0A8, reset	0x0000.00	00										
					Da	ta							
RO, offset 0x	100, reset 0	x0000.000	D										
					_								
	st IntPnd R/W, offset 0 R/W, offset 0	R/W, offset 0x098, reset R/W, offset 0x03C, reset R/W, offset 0x040, reset R/W, offset 0x044, reset R/W, offset 0x044, reset R/W, offset 0x048, reset R/W, offset 0x046, reset R/W, offset 0x0A0, reset	R/W, offset 0x098, reset 0x0000.00 R/W, offset 0x03C, reset 0x0000.00 R/W, offset 0x040, reset 0x0000.00 R/W, offset 0x044, reset 0x0000.00 R/W, offset 0x048, reset 0x0000.00 R/W, offset 0x044, reset 0x0000.00 R/W, offset 0x0A4, reset 0x0000.00 R/W, offset 0x0A4, reset 0x0000.00	e RO, offset 0x098, reset 0x0000.0000	R/W, offset 0x098, reset 0x0000.0000 R/W, offset 0x03C, reset 0x0000.0000 R/W, offset 0x040, reset 0x0000.0000 R/W, offset 0x044, reset 0x0000.0000 R/W, offset 0x048, reset 0x0000.0000 R/W, offset 0x0A8, reset 0x0000.0000 R/W, offset 0x0A4, reset 0x0000.0000 R/W, offset 0x0A4, reset 0x0000.0000	Arrow offset 0x098, reset 0x0000.0000 st IntPnd UMask TxIE RxIE RmtEn TxRqst R/W, offset 0x03C, reset 0x0000.0000 IntPnd UMask TxIE RxIE RmtEn TxRqst R/W, offset 0x040, reset 0x0000.0000 IntPnd UMask TxIE Rule IntPnd IntPnd R/W, offset 0x044, reset 0x0000.0000 IntPnd IntPnd IntPnd IntPnd IntPnd R/W, offset 0x048, reset 0x0000.0000 IntPnd IntPnd IntPnd IntPnd IntPnd R/W, offset 0x048, reset 0x0000.0000 IntPnd IntPnd IntPnd IntPnd IntPnd R/W, offset 0x040, reset 0x0000.0000 IntPnd IntPnd IntPnd IntPnd IntPnd R/W, offset 0x0A0, reset 0x0000.0000 IntPnd IntPnd IntPnd IntPnd IntPnd IntPnd R/W, offset 0x0A4, reset 0x0000.0000 IntPnd IntPnd IntPnd IntPnd IntPnd IntPnd R/W, offset 0x0A4, reset 0x0000.0000 IntPnd IntPnd IntPnd IntPnd	at IntPnd UMask TxIE RxIE RmtEn TxRqst EoB R/W, offset 0x03C, reset 0x0000.0000 Image: State Stat	st IntPnd UMask TxIE RxIE RmtEn TxRqst EoB R/W, offset 0x03C, reset 0x0000.0000 ImtEn TxRqst EoB ImtEn <	st IntPnd UMask TxIE RxiE RmtEn TxRqst EoB Image: Comparison of Comparison	at IntPnd UMask TxiE RxiE Rmten TxiRqst EoB IntPnd Int	a RO, offset 0x098, reset 0x0000.0000 rxie rx	re RO, offset 0x098, reset 0x0000.0000 st IntPnd UMask Txile Ruten TxRqst EoB Image: State Sta	e R0, offset 0x098, reset 0x0000.0000 RMK, offset 0x03C, reset 0x0000.0000 DLC RW, offset 0x03C, reset 0x0000.0000 ImPnd Impnd

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18	17 1	16 0
						9	0	1	0	5	4	3	2	I	0
CANTXRG	2, type RO	, offset 0x1	104, reset u	x0000.0000				1				1			
							Tvl	 Rqst							
	A1 tuno B() offeet 0v	120 recet	0~0000 0000	0		17	Rysi							
CANNUD	KI, type K	J, UNSEL UX	120, 16561	0x0000.000	0							1			
							Ne	 wDat							
CANNWD	A2 type R() offset 0x	124 reset	0x0000.000	n		110								
o,anne,		5, 011001 0x	124, 10001		5										
							Ne	l wDat							
CANMSG	IINT. type F	RO. offset 0	x140. rese	t 0x0000.00	00										
	7.31**	-,	.,												
							Int	I Pnd				1			
CANMSG2	2INT, type F	RO, offset 0	x144, rese	t 0x0000.00	00										
	, ,,														
							Int	I Pnd				1			
CANMSG1	IVAL, type	RO, offset	0x160, res	et 0x0000.00	000										
							Ms	ı gVal				1			
CANMSG2	2VAL, type	RO, offset	0x164, res	et 0x0000.00	000										
							Ms	gVal							
Analog	Compar	ators													
	003.C000														
ACMIS, ty	pe R/W1C,	offset 0x00), reset 0x0	000.0000											
													IN2	IN1	IN0
ACRIS, typ	pe RO, offs	et 0x04, re	set 0x0000	.0000											
													IN2	IN1	IN0
ACINTEN,	type R/W,	offset 0x08	8, reset 0x0	000.0000				-							
													IN2	IN1	IN0
ACREFCT	L, type R/V	V, offset 0x	10, reset 0:	×0000.0000				-							
						EN	RNG						VF	REF	
ACSTAT0,	type RO, c	offset 0x20,	reset 0x00	000.0000											
														OVAL	
ACSTAT1,	type RO, o	offset 0x40,	reset 0x00	000.0000											
														0	
100-0														OVAL	
ACSTAT2,	type RO, c	offset 0x60,	reset 0x00	0000.0000											
														0) (4)	
ACCTIA		Ha at 00 1		00.0000										OVAL	
ACCILU, t	ype k/w, o	offset 0x24,	reset 0x00	00.0000											
					101	RCP					ISLVAL	10	SEN	CINV	
ACCTLA		Hoot Duit 1	react Out C	00.0000	ASI	NOF					ISLVAL			GINV	
ACCIL1, t	ype k/W, o	offset 0x44,	reset 0x00	00.0000											
					101	PCP					1811/41		SEN	CINIV	
ACCTIO		Ha at 00 1		00.0000	ASI	RCP					ISLVAL			CINV	
AGGTL2, t	ype R/W, o	offset 0x64,	reset 0x00	00.000											
					107						1011/01			CINIT	
					ASI	RCP					ISLVAL		SEN	CINV	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Pulse W	/idth Mo	dulator	(PWM)									1			
	002.8000		(* ****,												
PWMCTL,	type R/W, o	offset 0x0	00, reset 0x	0000.0000											
															GlobalSync
PWMSYNC	C, type R/W	, offset 0x	(004, reset (0x0000.000	0										
															0:
		M offoot	0000 100		000										Sync0
FWINENAL	ысс, туре н		t 0x008, res		,000										
														PWM1En	PWM0En
PWMINVE	RT, type R/	W, offset	0x00C, rese	t 0x0000.0	000										
														PWM1Inv	PWM0Inv
PWMFAUL	T, type R/V	V, offset 0	x010, reset	0x0000.000	00										
														Fault1	Fault0
PWMINTE	N, type R/V	/, offset 0	x014, reset	0x0000.000	00										
															IntFault
	turna DO lat	fe at 0x04	R react 0x0	000.0000											IntPWM0
PWWRIS, t	type RO, of	TSET UXU1	8, reset 0x0	000.0000											IntFault
															IntPWM0
PWMISC. t	type R/W10	. offset 0	x01C, reset	0x0000.00	00										
- , -		,													IntFault
															IntPWM0
PWMSTAT	'US, type R	O, offset (0x020, rese	t 0x0000.00	00							1			
															Fault
PWM0CTL	, type R/W,	offset 0x	040, reset 0	x0000.000)										
										CmpBUpd	CmpAUpd	LoadUpd	Debug	Mode	Enable
PWM0INTE	EN, type R/	W, offset (0x044, rese	t 0x0000.00	000										
										IntCmpBD	IntCmpBI I	IntCmnAD	IntCmpAU	IntCntl oad	IntCntZero
PWM0RIS.	type RO. c	offset 0x04	48, reset Ox	0000.0000						шотроо	Intompbo	Intomp/ 12	intomp/to	Intellizedu	intoniazoro
	, , , p e e , .														
										IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
PWM0ISC,	, type R/W1	C, offset	0x04C, rese	et 0x0000.0	000								1		
										IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
PWM0LOA	AD, type R/	N, offset ()x050, reset	t 0x0000.00	00										
							Lo	bad							
PWM0COL	JNT, type R	O, offset	0x054, rese	t 0x0000.00	000										
							0.4								
PWMACM	PA tuno PA	N offect ()x058, reset	t 0x0000 00	00			ount							
	A, type R/	., onset t		. 5.0000.00											
							Co	 mpA							
PWM0CMF	PB, type R/	W, offset (0x05C, rese	t 0x0000.00	000			*							
							Co	npB							

								1							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWM0GE	NA, type R/	W, offset 0	x060, reset	0x0000.00	000										
				ActC	mpBD	ActC	mpBU	ActC	mpAD	ActC	mpAU	Act	Load	Act	Zero
PWM0GE	NB, type R/	W, offset 0	x064, reset	0x0000.00	00		1		1						
							5		4.5						
				ActC	mpBD	ActC	ActCmpBU ActCmpAD		mpAD	ActCmpAU		ActLoad		ActZero	
PWM0DB0	CTL, type F	R/W, offset	0x068, rese	et 0x0000.0	000			1				1			
															Enable
DWAADDO			0.000		0000										Enable
PWWUDB	<ise, td="" type<=""><td>R/W, offset</td><td>0x06C, res</td><td></td><td>.0000</td><td></td><td></td><td>1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></ise,>	R/W, offset	0x06C, res		.0000			1							
				RiseDelay											
PWM0DB	FALL, type	R/W, offset	t 0x070, res	et 0x0000.	.0000										
									Fall	Delay					

C Ordering and Contact Information

C.1 Ordering Information




Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S2110-IQC25	Stellaris [®] LM3S2110 Microcontroller
LM3S2110-IQC25(T)	Stellaris [®] LM3S2110 Microcontroller

C.2 Kits

The Luminary Micro Stellaris[®] Family provides the hardware and software tools that engineers need to begin development quickly.

 Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:

http://www.luminarymicro.com/products/reference_design_kits/

 Evaluation Kits provide a low-cost and effective means of evaluating Stellaris[®] microcontrollers before purchase:

http://www.luminarymicro.com/products/evaluation_kits/

 Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:

http://www.luminarymicro.com/products/boards.html

See the Luminary Micro website for the latest tools available or ask your Luminary Micro distributor.

C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the

Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

C.4 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3